Ed Casas (edc@ece.ubc.ca) Wed, 29 Nov 2000 12:39:19 -0800
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Re: Memory woes
- Next message: Ed Casas: "Re: ASG4: Question 3"
- Previous message: Rustam Dhaliwal: "Memory woes"
- In reply to: Tang Chui See Cecilia: "Re: Assignment 4"
Date: Wed, 29 Nov 2000 12:39:19 -0800 From: Ed Casas <edc@ece.ubc.ca> Subject: Re: Memory woes> Lets take the ROM for example. It has 16k and in order to > address 16k we need 14 pins (ideally this would be A13-0 of the > address bus). But since there is no A0 on the address bus, we > would then have to use A14-1. That's correct. > But is [if?] we did this the two 16k block would not be in a > contiguous range of memory. Why not? Each ROM bank is 16kx16 (32 k bytes). We could (for example) have one ROM bank start at address 0 0000H and one starting at address 0 8000 (32k). -- Ed Casas edc@ece.ubc.ca http://casas.ece.ubc.ca +1 604 822-2592
- Next message: Ed Casas: "Re: ASG4: Question 3"
- Previous message: Rustam Dhaliwal: "Memory woes"
- In reply to: Tang Chui See Cecilia: "Re: Assignment 4"