Tang Chui See Cecilia (tcsee@interchange.ubc.ca) Wed, 29 Nov 2000 09:32:11 -0800 (PST)
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Re: Assignment 4
- Next message: Shereen Pang: "ASG4: Question 3"
- Previous message: Ed Casas: "Re: Assignment 4 - Q1&2"
- In reply to: Greg Frey: "Assignment 4 - Q1&2"
- Next in thread: Rustam Dhaliwal: "Memory woes"
- Reply: Rustam Dhaliwal: "Memory woes"
Date: Wed, 29 Nov 2000 09:32:11 -0800 (PST) From: Tang Chui See Cecilia <tcsee@interchange.ubc.ca> Subject: Re: Assignment 4Hi, I am wondering how we can distinguish between propagation delay and setup/hold time. Are the "WE", "OE", "CS", etc treated as clock signals or input to the chip? Cecilia
- Next message: Shereen Pang: "ASG4: Question 3"
- Previous message: Ed Casas: "Re: Assignment 4 - Q1&2"
- In reply to: Greg Frey: "Assignment 4 - Q1&2"
- Next in thread: Rustam Dhaliwal: "Memory woes"
- Reply: Rustam Dhaliwal: "Memory woes"