ddowler (ddowler@direct.ca) Sat, 25 Mar 2000 17:16:57 -0800
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:ASS5
- Next message: Ed Casas: "Re: ASS5"
- Previous message: Xin Sun: "about the ass5 timing requirement"
- Next in thread: Ed Casas: "Re: ASS5"
- Reply: Ed Casas: "Re: ASS5"
Date: Sat, 25 Mar 2000 17:16:57 -0800 From: ddowler <ddowler@direct.ca> Subject: ASS5Dr. Casas: Do we even need to use the BHE and BLE signals for the VHDL circuit in question 1? The RAM chips have an even number of addresses on them (65536), so when selecting the address range for the chip select signals, won't Ao (BHE/BLE) always be a don't-care? Thanks, Dustin Dowler EECE 379
- Next message: Ed Casas: "Re: ASS5"
- Previous message: Xin Sun: "about the ass5 timing requirement"
- Next in thread: Ed Casas: "Re: ASS5"
- Reply: Ed Casas: "Re: ASS5"