This section describes how delays of the model components described in Section 4 are combined to estimate the cache read access and cycle times.
