Paul Therrien (ptherrie@yahoo.com) Thu, 2 Nov 2000 23:58:27 -0800 (PST)
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Asgn#3:Clock signal for RAM component
- Next message: Edwin Chan: "Mark lookup at the website"
- Previous message: Ed Casas: "Re: Assig #2 (Part 2) Due Date"
- Next in thread: Ed Casas: "Re: Asgn#3:Clock signal for RAM component"
- Reply: Ed Casas: "Re: Asgn#3:Clock signal for RAM component"
- Reply: Eugene K Cheung: "Re: Asgn#3:Clock signal for RAM component"
Date: Thu, 2 Nov 2000 23:58:27 -0800 (PST) From: Paul Therrien <ptherrie@yahoo.com> Subject: Asgn#3:Clock signal for RAM componentFor the RAM component in assignment 3 the clock that drives the CPU also must drive the RAM. However, I am uncertain as to the purpose of this. If on every rising clock edge data is read or writtin to the RAM (depending on the read/write signal) then how do we instruct the RAM to sit idle when needed? i.e not to read or write from memory, regardless of the read/write signal. __________________________________________________ Do You Yahoo!? From homework help to love advice, Yahoo! Experts has your answer. http://experts.yahoo.com/
- Next message: Edwin Chan: "Mark lookup at the website"
- Previous message: Ed Casas: "Re: Assig #2 (Part 2) Due Date"
- Next in thread: Ed Casas: "Re: Asgn#3:Clock signal for RAM component"
- Reply: Ed Casas: "Re: Asgn#3:Clock signal for RAM component"
- Reply: Eugene K Cheung: "Re: Asgn#3:Clock signal for RAM component"