![[ICO]](/icons/blank.gif) | Name | Last modified | Size | Description |
|
![[PARENTDIR]](/icons/back.gif) | Parent Directory | | - | |
![[ ]](/icons/layout.gif) | lab1.pdf | 2015-09-09 14:04 | 57K | Lab 1 - Generating Test Signals |
![[ ]](/icons/layout.gif) | lab2.pdf | 2015-09-16 17:33 | 177K | Lab 2 - Signal Capture and Analysis |
![[ ]](/icons/layout.gif) | lab3.pdf | 2015-09-23 04:21 | 135K | Lab 3 - Measuring Transmission Lines |
![[ ]](/icons/layout.gif) | lab4.pdf | 2015-09-30 07:44 | 1.2M | Lab 4 - RS-232 Serial Interface Waveform |
![[ ]](/icons/layout.gif) | lab5.pdf | 2015-10-07 07:20 | 76K | Lab 5 - RS-232 and RS-422 Interface Circuits |
![[TXT]](/icons/text.gif) | lab4incomplete.c | 2015-10-07 21:28 | 798 | lab4incomplete |
![[ ]](/icons/layout.gif) | lab6.pdf | 2015-10-19 16:36 | 1.5M | Lab 6 - Automated Frequency Response Measurement |
![[TXT]](/icons/text.gif) | lab6incomplete.c | 2015-10-19 16:50 | 6.7K | lab6incomplete.c |
![[ ]](/icons/compressed.gif) | build.zip | 2015-10-21 18:32 | 369 | build.bat (in a zip file) |
![[ ]](/icons/layout.gif) | lab7.pdf | 2015-11-06 04:15 | 1.0M | Lab 7 - FPGA-Based Error Rate Measurement |
![[ ]](/icons/compressed.gif) | berlabnoisegen.m.zip | 2015-11-14 00:03 | 922 | berlabnoisegen.m |
![[ ]](/icons/layout.gif) | lab8.pdf | 2015-11-19 06:17 | 91K | Lab 8 - Self-Synchronizing Descrambler |
![[ ]](/icons/compressed.gif) | lab8testinput.zip | 2015-11-26 23:34 | 1.1K | lab8testinput |
![[ ]](/icons/layout.gif) | lab9.pdf | 2015-12-02 05:15 | 3.7M | Lab 9 - 10 Mbps Ethernet Transmitter |
![[ ]](/icons/compressed.gif) | etherlab.zip | 2015-12-02 05:22 | 86K | etherlab.zip - Quartus II project archive and test .sof file |
![[ ]](/icons/layout.gif) | lab10.pdf | 2015-12-03 05:46 | 26K | Lab 10 - Introduction to Wireshark |
|