Manuals >Nonlinear Device Models Volume 1 >Curtice GaAs MESFET Characterization Print version of this Book (PDF file) |
![]() ![]() |
||||
|
|||||
Extraction AlgorithmsThis section describes the extraction algorithms used for inductance, capacitance, DC, and series resistance parameters of the Curtice GaAs MESFET. Setups for the Curtice MESFET model are similar to the UCB GaAs MESFET model and their extraction algorithms are similar. The Curtice model has more model parameters than the UCB model. Inductance and Resistance ExtractionInductors and resistors that are in series with each terminal of the MESFET are measured with a network analyzer at a high frequency and with the gate strongly forward-biased. Under these conditions the AC model for each terminal is reduced to a series R-L circuit. Inductors LD, LG, and LS and resistors RD, RG, and RS are extracted simultaneously from the measured impedance at the gate and drain ports. DC Parameter ExtractionsDC extractions are separated between the diode and forward active controlling parameters. Diode parameters VBI, IS, and N are extracted using a method similar to the method used for a silicon diode. The diode is swept over a forward bias and linear least-squares curve fits will produce the built-in potential and forward conduction properties. The forward active region is extracted from measurements of the MESFET in both the linear and saturated modes of operation.
(Note that for MODEL=1, BETA is a transconductance and for MODEL=2, BETA is a coefficient for pinchoff.) Capacitance Parameter ExtractionsThe capacitance of the gate-to-drain CGDO and gate-to-source CGSO is measured with S-parameters over typical operating frequencies. Because the inductances and series resistance are already known, these capacitances can be extracted from the corrected impedances measured at the gate and drain ports. |
|||||
|
|||||
![]() ![]() |