prev

FPGA 2002

next

Size of Load (Tile Length) are larger buffers necessary? Consider driving 2 wires in series, each spanning 4 tiles... use buffer/1-pass switch vary tile length 60um to 1200um longer tile => larger routing switches? for each tile length vary switch size draw delay curve A. Each delay curve => fixed tile length.