prev FPGA 2002 next
Size of Load (Tile Length)
are larger buffers necessary?

Consider driving 2 wires in series, each spanning 4 tiles...

  1. use buffer/1-pass switch
  2. vary tile length
    • 60um to 1200um
    • longer tile => larger routing switches?
  3. for each tile length
    • vary switch size
    • draw delay curve
  4. generally
    • long tiles => higher delay
    • best tile delay => larger switches

B. Lowest delay for each tile length.