Marc Lee (wnmlee@ece.ubc.ca) Mon, 27 Nov 2000 16:53:32 -0800
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Re: Assignment 4
- Next message: Marc Lee: "Minimum Width"
- Previous message: Ed Casas: "Re: Assignment 4"
- In reply to: Marc Lee: "Assignment 4"
- Next in thread: Ed Casas: "Re: Assignment 4"
- Reply: Ed Casas: "Re: Assignment 4"
From: "Marc Lee" <wnmlee@ece.ubc.ca> Subject: Re: Assignment 4 Date: Mon, 27 Nov 2000 16:53:32 -0800> > Does anyone know whether there is an output enable (OE) for the > > memory chips in question 1? > > No OE*. The outputs are tri-stated when CS* is not asserted. If this is the case, then why is there a RD* output from the CPU? What is RD* used for? Marc
- Next message: Marc Lee: "Minimum Width"
- Previous message: Ed Casas: "Re: Assignment 4"
- In reply to: Marc Lee: "Assignment 4"
- Next in thread: Ed Casas: "Re: Assignment 4"
- Reply: Ed Casas: "Re: Assignment 4"