Ed Casas (edc@ece.ubc.ca) Mon, 6 Nov 2000 22:39:19 -0800
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Re: Reset Signal
- Next message: Greg Frey: "Lab 3 Generics"
- Previous message: Amy Zheng: "Reset Signal"
Date: Mon, 6 Nov 2000 22:39:19 -0800 From: Ed Casas <edc@ece.ubc.ca> Subject: Re: Reset Signal> Just wondering, should there be a reset signal for the pc > datapath? The assignment says that one of the PC operations is to load PC with zero (although it's not shown in the diagram). > How come it is not show on the block diagram? I left it out by mistake. > Or should there be a reset signal for the decoder instead, so > that when it is asserted, the address in pc would be cleared? The reset mechanism isn't detailed in the assignment so you can do it either way. The top-level entity should have a reset input but it can go either to the PC datapath or to the controller (the latter might be easier). -- Ed Casas edc@ece.ubc.ca http://casas.ece.ubc.ca +1 604 822-2592
- Next message: Greg Frey: "Lab 3 Generics"
- Previous message: Amy Zheng: "Reset Signal"