Ed Casas (edc@ece.ubc.ca) Sun, 29 Oct 2000 07:31:19 -0800
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Re: components
- Next message: Ed Casas: "Re: Lab3"
- Previous message: Marc Lee: "Lab3"
Date: Sun, 29 Oct 2000 07:31:19 -0800 From: Ed Casas <edc@ece.ubc.ca> Subject: Re: components> I was wondering if someone could explain how to declare a > component and use it. I understand that you must put > components in a package but I don't understand where you put > the architecture for the component. A component won't necessarily have an architecture (it may not even have been designed using VHDL). The mechanism by which a VHDL synthesizer resolves a reference to a component is implementation-specific. For the labs and assignments you should define a component's entity and architecture in a .vhd file with the same name as the component and compile it separately before using the component. MaxPlusII will look for pre-compiled components in your project directory. -- Ed Casas edc@ece.ubc.ca http://casas.ece.ubc.ca +1 604 822-2592
- Next message: Ed Casas: "Re: Lab3"
- Previous message: Marc Lee: "Lab3"