Edwin Chan (echan@ece.ubc.ca) Fri, 13 Oct 2000 22:56:52 -0700
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
- New Message to:eece379@listhost.ece.ubc.ca
- Reply to:Question about Assignment 1
- Next message: Ed Casas: "Re: Question about Assignment 1"
- Previous message: Ed Casas: "Re: Datasheet for Assignment #1"
- Next in thread: Ed Casas: "Re: Question about Assignment 1"
- Reply: Ed Casas: "Re: Question about Assignment 1"
From: "Edwin Chan" <echan@ece.ubc.ca> Subject: Question about Assignment 1 Date: Fri, 13 Oct 2000 22:56:52 -0700Hello all, I have two questions about assignment 1: 1) The datasheet state that "if loaded witha code in excess of 9 they return to their legitimate squence within two counts". Do we have to make this "delay" to our VHDL code? or we just set the counter to 4 on the next count immediately. 2) I don't really understand test case #4. I think when the current state is 9, the next state is 0 (not 5). Thank you asking my questions. Yours truly, Edwin Chan
- Next message: Ed Casas: "Re: Question about Assignment 1"
- Previous message: Ed Casas: "Re: Datasheet for Assignment #1"
- Next in thread: Ed Casas: "Re: Question about Assignment 1"
- Reply: Ed Casas: "Re: Question about Assignment 1"