SEVIER

1

2

3

6 7

8

9

22

ARTICLE IN PRESS

Available online at www.sciencedirect.com



SOLID-STATE ELECTRONICS

Solid-State Electronics xxx (2007) xxx-xxx

www.elsevier.com/locate/sse

Simulation of a dual gate organic transistor compatible with printing methods

Arash Takshi *, Alexandros Dimopoulos, John D. Madden

Department of Electrical and Computer Engineering and Advanced Materials and Process Engineering Laboratory, University of British Columbia (UBC), Vancouver, BC, Canada V6T 1Z1

Received 25 January 2007; accepted 12 July 2007

The review of this paper was arranged by Prof. Y. Arakawa

10 Abstract

11 In fabricating organic field-effect transistors (OFET) the deposition of a very thin and electrically continuous semiconductor layer 12 using a low-cost process such as a printing method is a challenge. A simple model is proposed which relates performance to thickness. 13 and shows that the thick layers typical of low-cost methods lead to poor device properties. The analytical model of thickness dependence is shown to match OFET simulation results for a range of thickness. These results indicate a change in the threshold voltage and drops in 14 the output impedance and the current ratio with an increase in the semiconductor thickness. 15

As a solution a dual gate structure is suggested for organic transistors, in which the secondary gate controls the effective thickness of 16 the organic layer through a Schottky contact with the semiconductor. Simulation results for a 200 nm thick dual gate OFET show a 17 performance much better than is observed in a near optimal 20 nm thick OFET, by achievement of a current ratio of 10^6 , versus 18 19 2500 in the OFET.

20 © 2007 Published by Elsevier Ltd.

21 Keywords: Organic field-effect transistor (OFET); rr-P3HT; Schottky contact; Semiconductor thickness

1. Introduction 23

24 Methods including printing, casting, stamping, spin coating and vapor deposition have been used to fabricate 25 organic field-effect transistors (OFETs) [1]. Most of the 26 high-performance OFETs that have been demonstrated 27 are made by vapor deposition methods from small organic 28 molecules as the semiconductor [2]. Although the evapora-29 tion methods have been very useful to study the electrical 30 characteristics of the organic semiconductors, the methods 31 are too expensive to be used for low-cost electronic appli-32 cations such as RFID tags [3]. Among different techniques, 33 the printing methods are the most inexpensive patterning 34

0038-1101/\$ - see front matter © 2007 Published by Elsevier Ltd. doi:10.1016/j.sse.2007.07.011

and deposition processes with the capability of roll-to-roll 35 production for the organic electronics, but the device performance is relatively poor because the deposited film is too thick with a poor molecular order [4]. Most of the simple printing techniques such as inkjet printing have a thickness resolution around a few hundred of nanometers [5], whereas the optimum thickness for an OFET is about 30 nm [6]. Many research groups around the world are working on the development of printing techniques to meet the organic electronics requirements [7]. However, the price of advanced printing machines affects the cost of the prod-45 uct especially in low production quantities. 46

In this paper, the dependency of OFET characteristics 47 on the semiconductor thickness is studied by simulation 48 of the device. Then, the application of a Schottky contact 49 as the secondary gate is shown to greatly enhance the per-50 formance of a thick film transistor. 51

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

Corresponding author. Tel.: +1 604 822 6267; fax: +1 604 822 4750. E-mail address: arasht@ece.ubc.ca (A. Takshi).

73

74

75

77 78

80

81

83

A. Takshi et al. | Solid-State Electronics xxx (2007) xxx-xxx

52 2. Modeling

An OFET (Fig. 1a) is basically an isolated-gate field 53 effect transistor (IGFET) which works in the accumulation 54 55 mode when the transistor is on. In this case, the applied gate voltage accumulates carriers at the insulator-semicon-56 57 ductor interface to increase the conductance between the drain and the source contacts. The depth of the accumula-58 tion layer is about 2-3 nm which is equal to a few monolay-59 ers of the organic semiconductor [8]. The remaining 60 thickness in the semiconductor acts as a resistor between 61 the drain and source. Excluding the effect of the resistor, 62 similar to any IGFET, the output characteristic of the tran-63 sistor shows two distinct regimes: linear and saturation. 64 When $|V_{GS} - V_T| \ge |V_{DS}|$ the transistor is in the linear 65 regime, where V_{GS} is the gate voltage versus the source, 66 $V_{\rm T}$ is the threshold voltage and $V_{\rm DS}$ is the voltage between 67 the drain and source. The transistor saturates when 68 $|V_{\rm GS} - V_{\rm T}| < |V_{\rm DS}|$. Ideally, in the off mode, the transistor 69 has a zero conductance between the drain and source when 70 71 $|V_{\rm GS}| < |V_{\rm T}|.$

72 Fig. 1 shows a schematic of a bottom contact OFET with an equivalent circuit for the device, in which the effect of the bulk resistance is represented by the parallel resistor $(R_{\rm P})$. Assuming that the thickness of the semiconductor is much larger than the depth of the accumulation layer, $R_{\rm P}$ 76 is expressed by

$$R_{\rm P} = \frac{L}{\sigma_{\rm blk} Z t_{\rm s}} \tag{1}$$

where L is the distance between the drain and source, Z is the width of the drain/source electrodes and t_s is the thick-82 ness of the semiconductor in the channel and σ_{blk} is the bulk semiconductor conductivity. 84

The current in the transistor element (I_1) is a function of 85 the gate voltage. In the linear regime, I_1 is [9] 86

$$I_{1-\text{Lin}} = \left(\frac{Z\mu_{\text{field}}C_i}{L}\right) [(V_{\text{GS}} - V_{\text{T}})V_{\text{DS}}]$$
(2)

where C_i is the gate capacitance per unit of area and μ_{field} is 89 the field effect mobility of the carrier in the channel. For the 90



Fig. 1. (a) A schematic of a bottom contact OFET and (b) a simple model for the device consisted of an ideal IGFET and a parallel resistor.

saturation regime, the current is a quadratic function of the 91 gate voltage: 92

$$I_{1-\text{sat}} = \left(\frac{Z\mu_{\text{field}}C_i}{2L}\right) \left(V_{\text{GS}} - V_{\text{T}}\right)^2 \tag{3}$$

and in the off mode, ideally $I_{1-off} = 0$.

According to the model the drain terminal current for the device is the summation of the currents in the transistor and the resistor. Therefore, the current in the linear regime is

$$I_{\rm D-lin} = I_{\rm 1-Lin} + I_{\rm 2} = \left(\frac{Z\mu_{\rm field}C_{i}}{L}\right) [(V_{\rm GS} - V_{\rm T})V_{\rm DS}] + \frac{V_{\rm DS}}{R_{\rm P}}$$
(4) 101

Replacing $R_{\rm P}$ from Eq. (1) into Eq. (4) and rearranging after gives

$$I_{\rm D-lin} = \left(\frac{Z\mu_{\rm field}C_i}{L}\right)[V_{\rm GS} - V_{\rm Tapp}]V_{\rm DS}$$
⁽⁵⁾

where V_{Tapp} is the apparent threshold voltage described by $107 \\ 108$

$$V_{\text{Tapp}} = \left(V_{\text{T}} - \frac{\sigma_{\text{blk}} t_{\text{s}}}{\mu_{\text{field}} C_i} \right) \tag{6}$$

As Eqs. (5) and (6) suggest, the effect of the parallel resistor 111 appears only in the threshold voltage of the device in the 112 linear mode. Therefore, the field effect mobility can be cal-113 culated from the slope of $I_{\rm D}-V_{\rm GS}$ plot [7] in the linear re-114 gime regardless of the semiconductor thickness, but the 115 apparent threshold voltage is a function of the thickness. 116 Indeed, for a very thick semiconductor, especially when 117 the bulk conductivity is relatively high, the sign of the 118 apparent threshold voltage is different from $V_{\rm T}$ which 119 means that the transistor can not be switched off even at 120 $V_{\rm GS} = 0$. The implication for device operation is that high 121 on/off ratios can only be obtained when gate voltages can 122 be made both negative and positive relative to the source, 123 a significant disadvantage, particularly in a low-cost device. 124

Considering the effect of the parallel resistor, the saturation current is not independent of the V_{DS} anymore, and the slope of the $I_{\rm D}-V_{\rm DS}$ curve is $R_{\rm P}^{-1}$:

$$I_{\mathrm{D-sat}} = \left(\frac{Z\mu_{\mathrm{field}}C_i}{2L}\right) \left(V_{\mathrm{GS}} - V_{\mathrm{T}}\right)^2 + \frac{V_{\mathrm{DS}}}{R_{\mathrm{P}}}$$
(7) 130

Since $R_{\rm P}$ is proportional to the inverse of the semiconductor thickness, the slope of the current in $I_{\rm D}-V_{\rm DS}$ increases with the thickness (t_s) . Indeed, R_P is the output impedance (Z_{out}) of the device in the saturation regime which drops with the semiconductor thickness. Also, Eq. (7) indicates that derivation of the field effect mobility from $\sqrt{I_{\rm D}-V_{\rm GS}}$ curve is not accurate in the saturation regime, except when $R_{\rm P}$ is very large.

Furthermore, the semiconductor thickness has a significant effect on the off mode of the device as the current is not zero when $|V_{GS}| \leq |V_T|$. Assuming that the transistor is off when $V_{GS} = 0$, the device behaves as a resistor between the drain and source terminals. The value of the resistance in the off mode $R'_{\rm P}$ is actually different from the

95

96

97

98 99

102

103 104

125

126

127 128

131

132

133

134

135

136

137

138

139

140

141

142

143

144

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

ARTICLE IN PRESS



Fig. 2. The energy band diagram for a MIS device at the equilibrium ($V_{\rm GS}\,{=}\,0).$

bulk resistance (R_P) because of the depletion region produced from the band bending at the $V_{GS} = 0$. Fig. 2 depicts the band bending at zero gate voltage for a p-type metalinsulator-semiconductor (MIS) device. Because of the depletion region, the effective thickness of the semiconductor is reduced to t_s-t_{dep} . Therefore R'_P is expressed as:

$$R'_{\rm P} = \frac{L}{\sigma_{\rm blk} Z(t_{\rm s} - t_{\rm dep})} \tag{8}$$

153 And consequently the off current is

$$I_{\rm D-off} = \frac{\sigma_{\rm blk} Z(t_{\rm s} - t_{\rm dep})}{L} V_{\rm DS}$$
(9)

157 To reduce the off current, one can apply large enough voltage to the gate in the depletion mode to extend the depletion 158 region close to t_s . For a thick layer of the semiconductor the 159 required gate voltage is so high that insulator breakdown 160 will likely occur before the semiconductor can be fully de-161 pleted. In a very thin semiconductor layer, t_s might be even 162 smaller than t_{dep} which in this case, the depletion region is 163 164 restricted to the semiconductor thickness and the semicon-165 ductor is fully depleted at $V_{GS} = 0$.

166 Considering $V_{GS} = 0$ as the off state, the on/off current 167 ratio is written in the linear mode by taking the ratio of 168 Eqs. (5) and (9):

171
$$\frac{I_{\rm on}}{I_{\rm off}} = \left(\frac{\mu_{\rm field}C_i}{\sigma_{\rm blk}(t_{\rm s} - t_{\rm dep})}\right) [V_{\rm GS} - V_{\rm Tapp}]$$
(10)

The current ratio drops with increasing semiconductor thickness, and there is also an influence due to a shift in the apparent threshold. Eq. (10) also shows that the current ratio is independent of the channel length (L) and width (Z). Increasing the value of R_P by changing L and/or Zdoes not improve the current ratio.

In summary, the thickness of the semiconductor has negative effects on the apparent threshold voltage, output impedance, and the on/off current ratio. Hence, the performance of the device improves with a reduction in the semiconductor thickness. Theoretically, the peak performance is achieved when the semiconductor is just as thick as the depth of the accumulation layer, which is less than 3 nm. In practice, such a thin film is hardly continuous and shows a poor current ratio due to the contact resistances and leakage current in the off mode [6]. Consequently, the optimum thickness is measured to be around 30 nm [6]. Most of the inexpensive deposition methods such as printing or dip casting have resolution much lower than 30 nm. As a result the performance is very poor in the devices made with these simple methods relative to those made by evaporation techniques.

To reduce the effect of the thickness on device perfor-194 mance a secondary gate is suggested on top of the semicon-195 ductor. The top gate (TG), shown in Fig. 3, makes a 196 Schottky contact with the semiconductor, which produces 197 a depletion region in the semiconductor with a depth of 198 $t_{\rm Sch}$. Therefore, the effective semiconductor thickness in 199 the linear and saturation regimes is t_s-t_{Sch} , and it is t_s -200 $t_{Sch}-t_{dep}$ in the off mode. The depth of the depletion region 201 in a crystalline semiconductor is given by [9]: 202

$$t_{\rm Sch} = \sqrt{\frac{2\varepsilon_{\rm S}}{qN_{\rm S}}(V_{\rm A} + V_{\rm b})} \tag{11}$$

where V_A is the applied voltage in the reverse bias across the 205 Schottky junction, $V_{\rm b}$ is the built in voltage in the junction, 206 $\varepsilon_{\rm S}$ is the permittivity of the semiconductor and q is the unit 207 charge. $N_{\rm S}$ is the charge density in the depletion region, 208 which is assumed to be uniform all along the depletion re-209 gion. For crystalline semiconductors, $N_{\rm S}$ is usually equal 210 to the dopant density, but in amorphous semiconductors, 211 such as organics, the trapped charge in the localized states 212 is considered as well. Nevertheless, t_{Sch} increases with ap-213 plied voltage in the reverse bias which shrinks the effective 214



Fig. 3. (a) A schematic of a dual gate OFET and (b) the energy band diagram at the both gate interfaces (equilibrium condition $-V_{GS} = V_{TG} = 0$ V).

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

3

184

185

186

187

188

189

190

191

192

291

292

293

294

295

296

4

A. Takshi et al. | Solid-State Electronics xxx (2007) xxx-xxx

215 semiconductor thickness. The absence of the insulator be-216 tween the top gate and the semiconductor is an advantage 217 for extending t_{Sch} to a much larger distance than t_{dep} can 218 reach for the same voltage applied to the gates.

At a certain voltage applied to the top gate such that $t_s = t_{Sch}$, the depletion region is extended through the semiconductor thickness and the effect of the parallel resistance is eliminated.

223 Simulations were done in order to verify the effectiveness
224 of the top gate and the correctness of the simple model of
225 the effects of thickness.

226 3. Simulation

A set of transistors are simulated with organic layer thicknesses ranging from 20 to 200 nm, with the thickest layer mimicking a device made by a low-cost printing method [5]. In addition the dual gate configuration is applied on the 200 nm thick film to show the enhancement in the performance of the device.

Medici version 4.0 (produced by Synopsys [10]) is used as 233 234 the CAD tool for the device simulation. Medici models the two-dimensional distributions of potential and carrier 235 concentrations in a device. The program solves Poisson's 236 equation and the continuity equation in every node of a 237 two-dimensional mesh determined by the user. The third 238 dimension is always assumed to be 1 µm. Since in a FET 239 transistor the currents are proportional to the width of 240 the device, the simulation results are normalized for a 241 1 µm width. Medici 4.0 supports amorphous semiconductor 242 simulation by including the effect of localized states as 243 244 traps.

Regioregular-poly 3 hexylthiophene (rr-P3HT), which is 245 a very stable p-type polymer semiconductor [1], is chosen as 246 the semiconductor for the device simulation. Rr-P3HT has 247 shown the highest field effect mobility among the soluble 248 organic semiconductors [11], making it a good candidate 249 250 for printing. The band gap of this semiconductor is 1.7 eV [12]. The electron affinity is calculated to be 3.15 eV from 251 the ionization energy and the band gap of rr-P3HT [13]. 252 Since rr-P3HT is a p-type material, the simulation is done 253 on holes as carriers and the effect of electrons is ignored. 254 Therefore, only the density of localized states close to the 255 valence band is considered. The densities of localized states 256 are applied as discrete trap levels which are intended to 257 mimic the density of states measured by Tanase et al. [14]. 258 In the trap model simulation, mobility of holes in the 259 valence band is required, which is different from the bulk 260 mobility resulting from hopping carriers between localized 261 states. Although the mobility in the valence band is not 262 available for rr-P3HT, the highest reported field effect 263 mobility $(0.1 \text{ cm}^2/\text{V s} [11])$, is used in the simulation. A rel-264 ative dielectric constant, $\varepsilon_s = 3$, is assumed [15], and the 265 doping density is set at 5×10^{16} cm⁻³ for rr-P3HT, assum-266 ing that the polymer is exposed to air for a long time [16]. 267 For simplicity, gold with a work function of 5.1 eV, that 268 makes ohmic contact with rr-P3HT [17], is chosen for the 269

drain and source electrodes, and aluminum with work 270 function of 4.3 eV is considered for the gate. Also, alumi-271 num is used for the top gate as we know that it makes a 272 Schottky contact with the semiconductor [17]. In the 273 OFETs, SiO₂ is chosen as the insulating layer, with a thick-274 ness of 200 nm as most of the time such a thickness is 275 required for a low leakage current. The channel length (L)276 is set to 4 μ m and as mentioned the width $Z = 1 \mu$ m. As 277 the effect of the channel length and width is not concerned 278 in our discussion they are chosen in a way to avoid the short 279 channel effect [18] and gain the maximum resolution given 280 the numerical limitations of the software. 281

4. Simulation results

To study the effect of the semiconductor thickness on 283 the transistor characteristic in the linear regime, V_{DS} is held 284 at -0.5 V and V_{GS} is scanned from 0 to -40 V. Fig. 4 285 shows the transverse characteristic (I_D-V_{GS}) of the device 286 for 20, 100, and 200 nm OFETs in a semi-log plot. The cur-287 rent overlap in $-40 \text{ V} < V_{\text{GS}} < -20 \text{ V}$ suggests that gate 288 voltage is sufficiently higher than the threshold voltage 289 for the all thicknesses. 290

According to Eq. (5), V_{Tapp} is obtained by fitting a linear function to the $I_{\text{D}}-V_{\text{GS}}$ curve when $|V_{\text{GS}}| > |V_{\text{T}}|$ and finding the voltage intercept. The apparent threshold voltages are obtained for 11 transistors with different thicknesses by the same method and their variations with the thickness is indicated in Fig. 5.

As Eq. (6) predicts, the apparent threshold voltage is linearly dependent on the semiconductor thickness and it is shifted to the lower magnitudes with the thickness. For the selected parameters in the simulation the change in 300



Fig. 4. The transverse characteristics of the simulated OFETs with the different semiconductor thicknesses ($V_{DS} = -0.5$ V).

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

A. Takshi et al. | Solid-State Electronics xxx (2007) xxx–xxx



Fig. 5. The variation of V_{Tapp} in the OFETs with the semiconductor thickness ($V_{\text{DS}} = -0.5$ V).

the threshold voltage is about 0.5 V when the thickness is changed from 20 to 200 nm.

303 The saturation regime in the transistors is studied by application of -40 V to the gate electrode and scanning 304 the drain voltage from 0 to -60 V. The output characteris-305 tic $(I_D - V_{DS})$ of transistors for three different thicknesses are 306 plotted in Fig. 6. The differences in the slopes in the satu-307 ration regimes indicate the dependence of the output 308 309 impedance on the thickness of the semiconductor as Eq. (7) suggests (the thickest layer has the lowest impedance). 310

The output impedances calculated from the output characteristics (I_D-V_{DS}) are shown versus the semiconductor thickness in Fig. 7. A drop of 300 G Ω (equal to 26%) is observed in the output impedance when the thickness is increased from 20 to 200 nm.

The current ratio and the off current are obtained from 316 the simulation results shown in Fig. 4. The I_D values at 317 $V_{\rm GS} = -40$ V are considered as $I_{\rm on}$ whereas the currents 318 at $V_{GS} = 0$ V are taken as I_{off} . Fig. 4 shows a rapid drop 319 of the current below the threshold voltage for 20 nm thick 320 OFET, but the rate is much lower for the thick film transis-321 tors. In Fig. 8 the off current and the on/off current ratio 322 are shown versus the semiconductor thickness. An approx-323 imately two orders of magnitude rise in the off current is 324 the effect of increasing the thickness from 20 to 200 nm. 325 Extrapolating the off current in Fig. 8 to cross the thickness 326 axis gives $t_{dep} = 16$ nm for $V_{GS} = 0$. Also, the current ratio 327 decreased from 2300 to 20 for the same range of the semi-328 conductor thickness. A very rapid increase of the current 329 ratio from 40 to 20 nm is predicted by the simulations as 330 the semiconductor thickness, $t_{\rm S}$, approaches the depletion 331 depth, t_{dep} (Eq. (10)). 332

The simulation results show that the 200 nm thick 333 OFET has a poor performance relative to the 20 nm tran-334 sistor, especially in current ratio. 200 nm is a reasonable 335 thickness for most of the low-cost printing methods and 336 is generally needed in order to obtain an electrically contin-337 uous film, making it currently impractical to achieve the 338 excellent performance of thinner devices using inexpensive 339 processing. We have chosen to simulate a 200 nm thick 340 dual gate organic transistor to compare its electrical char-341 acteristics with those in the OFET. The top gate material 342



Fig. 6. The output characteristics of the OFETs with the different semiconductor thicknesses ($V_{\rm GS}=-40$ V).



Fig. 7. The variation of the output impedance in the OFETs with the semiconductor thickness ($-60 \text{ V} < V_{DS} < -40 \text{ V}$ and $V_{GS} = -40 \text{ V}$).

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

5

311

312

313

314



Fig. 8. The variation of the off current and the on/off current ratio in the OFETs with the semiconductor thickness ($V_{\text{DS}} = -0.5 \text{ V}$).

is aluminum and makes Schottky contact with the organic 343 semiconductor [17]. To avoid the current leakage through 344 345 the top gate (TG), a positive potential has to be applied to TG, which drives the Schottky junction in the reverse 346 bias. 347

To find out the depth of the depletion region from the 348 top gate $(t_{\rm Sch})$ at different voltages, the transistor is biased 349 at $V_{GS} = 0$ V and $V_{DS} = -0.5$ V and then the V_{TG} is 350 scanned from 0 to 6 V to measure the off current. Fig. 9, 351 shows the variation of the off current versus the top gate 352 voltage in a semilog plot. 353

A voltage about 5.4 V to the top gate is sufficient to 354 deplete the entire semiconductor layer, which reduces the 355 off current by more than four orders of magnitude. Above 356

that voltage, the current saturates with the remaining cur-357 rent due to the finite but very small conductance in the 358 depletion region. 359

To study the effect of the top gate voltage on the linear regime, the drain-source voltage is held at -0.5 V when the gate voltage is scanned from 0 to -40 V for discrete values of V_{TG} from 0 to 6 V. Fig. 10 shows the results of the simulation for three different values of top gate voltage. 364 Similarities between Figs. 4 and 10 indicate that the top 365 gate is controlling the effective thickness of the semi-366 conductor.

The effect of V_{TG} on the apparent threshold voltage is shown in Fig. 11. Application of 6 V to the top gate has changed V_{Tapp} for more than 0.5 V. Comparing values in Figs. 5 and 11 indicates that when $V_{TG} = 5$ V the threshold voltage in a 200 nm thick dual gate OFET is same as that in the 20 nm OFET.

The output resistance of a dual gate OFET in the saturation mode is also controllable using V_{TG} . The output characteristic of the device $(I_D - V_{DS})$ is simulated for discrete values of V_{TG} from 0 to 6 V when $V_{\text{GS}} = -40$ V.

The results (Fig. 12) show a reduction of the current slope as the top gate voltage is increased. The calculated output resistances at different top gate voltages are plotted in Fig. 13, which indicates the change of the output impedance with top gate voltage. Comparing values in Figs. 7 and 13, the output impedance is 2.5 times larger in the dual gate transistor when $V_{TG} = 6 V$ than that in the 20 nm thick OFET.

Also, the on/off current ratio is improved in the dual 386 gate structure as the off current is reduced from 10^{-13} to 387 10^{-17} A (Fig. 9) when the top gate voltage is changed from 388 0 to 6 V. A ratio more than 10^6 is achieved for a 200 nm 389



Fig. 9. The variation of the off current in the 200 nm thick dual gate OFET with the top gate voltage ($V_{DS} = -0.5$ V and $V_{GS} = 0$ V).



Fig. 10. The transverse characteristics of the simulated 200 nm dual gate OFET at different top gate biases ($V_{\text{DS}} = -0.5 \text{ V}$).

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

367 368 369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384



Fig. 11. The variation of the apparent threshold voltage in the 200 nm thick dual gate OFET with the top gate voltage ($V_{\rm DS} = -0.5 \, {\rm V}$ and $V_{\rm GS} = -40$ V).



Fig. 12. The output characteristics of the simulated 200 nm dual gate OFET in different biases of the top gate ($V_{GS} = -40$ V).

thick dual gate OFET (Fig. 14), whereas the ratio is about 390 200 for an OFET with the same thickness. 391

Although the simulation results show that the perfor-392 mance of a dual gate thick film organic transistor can be 393 better than that in a thin film OFET, the approach has 394 some practical challenges. The most important one is the 395 396 voltage stress between the top gate and the drain when 397 the drain voltage reaches to -60 V. Such a large reverse voltage across the Schottky junction might cause break-398 down in the device. In practice, the dual gate transistor 399 approach is more suitable for a low voltage OFET or for 400



Fig. 13. The variation of the output impedance in the 200 nm thick dual gate OFET with the top gate voltage ($-60 \le V_{DS} \le -40$ V and $V_{GS} =$ -40 V).



Fig. 14. The variation of the on/off current ratio in the 200 nm thick dual gate OFET with the top gate voltage ($V_{\rm DS} = -0.5$ V).

limited drain voltage which restricts the operation modes 401 to either the off mode or the linear regime same as in digital 402 circuit applications. 403

5. Conclusion

To study the effect of the semiconductor thickness, a 405 simple model consisting of an ideal IGFET and a resistor 406 is applied to organic field-effect transistors. The analytical

407

404

Please cite this article in press as: Takshi A et al., Simulation of a dual gate organic transistor compatible ..., Solid State Electron (2007), doi:10.1016/j.sse.2007.07.011

A. Takshi et al. | Solid-State Electronics xxx (2007) xxx-xxx

approach shows degradation of the performance with the 408 thickness as the threshold voltage is changed and the out-409 put impedance and the current ratio are dropped. Simula-410 tion results from devices with thicknesses of between 20 411 412 and 200 nm support the model. A linear shift of the threshold voltage of 0.5 V is observed when the thickness is chan-413 414 ged. Also, a 26% drop of the output impedance and a tenfold reduction in current ratio are obtained when the 415 thickness is increased from 20 to 200 nm. 416

As a solution a dual gate FET structure is suggested in 417 cases where there is a poor control of deposited semicon-418 ductor film thickness. The simulation results for a 200 nm 419 thick dual gate OFET indicate an enhancement in the 420 device performance by changing the secondary gate volt-421 age. Application of 6 V to the top gate has shifted the 422 threshold voltage by 0.5 V. Also, the output impedance is 423 increased by a factor of 2.5. The most significant effect is 424 on the current ratio which is improved by about four orders 425 of magnitude. Altogether, the performance of a 200 nm 426 thick dual gate OFET is better than a 20 nm thick OFET. 427

428 Acknowledgement

The authors gratefully acknowledge financial support
through an I2I grant from the Natural Sciences and Engineering Research Council of Canada.

432 **References**

- 433 [1] Shaw JM, Seidler PF. Organic electronics: introduction. IBM J Res
 434 Dev 2001;45:3–8.
- [2] Reese C, Roberts M, Ling MM, Bao Z. Organic thin film transistors.
 Mater Today 2004;7:20–7.
- 437 [3] Weiss P. Beyond bar codes: tuning up plastic radio labels. Sci News 2006;169:83.
- 439 [4] Kyu PS, Hoon KY, In HJ, Gyu MD, Keun KW. High-performance
 440 polymer tfts printed on a plastic substrate. IEEE Trans Electr Dev
 441 2002;49:2008–15.

- [5] Park SK, Kim YH, Han JI, Moon DG, Kim WK, Kwak MG. Electrical characteristics of poly (3-hexylthiophene) thin film transistors printed and spin-coated on plastic substrates. Synthetic Met 2003;139:377–84.
- [6] Lee J, Kim K, Kim JH, Im S, Jung DY. Optimum channel thickness in pentacene-based thin-film transistors. Appl Phys Lett 2003;82:4169–71.
- [7] Garnier F. Organic based thin-film transistors. In: Kagan CR, Andry P, editors. Thin-film transistors. New York: Marcel Dekker, Inc.; 2003, chapter 6.
- [8] Horowitz G. Tunneling current in polycrystalline organic thin-film transistors. Adv Func Mater 2003;13:53–60.
- [9] Sze SM. Physics of semiconductor devices. 2nd ed. New York: John Wiley; 1981.
- [10] <http://www.synopsys.com/products/mixedsignal/taurus/ device_sim_ds.html>.
- [11] Sirringhaus H, Tessler N, Friend RH. Integrated optoelectronic devices based on conjugated polymers. Science 1998;280:1741–4.
- [12] Chen TA, Wu X, Rieke RD. Regiocontrolled synthesis of poly(3alkylthiophenes) mediated by Rieke zinc: their characterization and solid-state properties. J Am Chem Soc 1995;117:233–44.
- [13] Cascio AJ, Lyon JE, Beerbom MM, Schlaf R, Zhu Y, Jenekhe SA. Investigation of a polythiophene interface using photoemission spectroscopy in combination with electrospray thin-film deposition. Appl Phys Lett 2006;88:062103–4.
- [14] Tanase C, Meijer EJ, Blom PWM, de Leeuw DM. Local charge carrier mobility in disordered organic field-effect transistors. Org Electron 2003;4:33–7.
- [15] Liang G, Cui T, Varahramyan K. Fabrication and electrical characteristics of polymer-based Schottky diode. Solid State Electron 2003;47:691–4.
- [16] Meijer EJ, Detcheverry C, Baesjou PJ, Veenendaal EV, de Leeuw DM, Klapwijk TM. Dopant density determination in disordered organic field-effect transistors. J Appl Phys 2003;93:4831–5.
- [17] Speakman SP, Rozenberg GG, Clay KJ, Milne WI, Ille A, Gardner IA, Bresler E, Steinke JHG. High performance organic semiconducting thin films: ink jet printed polythiophene [rr-P3HT]. Org Electron 2001;2:65–73.
- [18] Deen MJ, Kazemeini MH, Haddara YM, Jianfei Y, Vamvounis G, Holdcroft S, et al. Electrical characterization of polymer-based FETs fabricated by spin-coating poly(3-alkylthiophenes). IEEE Trans Electron Dev 2004;51:1892–901.

483 484

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466 467

468

469

470

471 472

473 474

475 476

477

478

479

480

481