prev FPGA 2002 next
Routing Interconnect Parameters

Future routing experiments will use....

  1. length 4 wires only
    • tile length determined by VPR area model
    • wiring RC determined by tile length

  2. 50% of all tracks: size 16 pass transistors
    • fast, big
    • fixed, not changed in expts
    • conservative area, delay results

  3. 50% of all tracks: size 6 buffers
    • good area*delay
    • improve by replacing these buffers with:
      1. new buffered switches
      2. pass transistors