prev

FPGA 2002

next

Intrinsic Buffer Delay slower inputs => higher intrinsic delay? Measure intrinsic delay with different input conditions... timing delay models assume constant buffer intrinsic delay buffer/N-pass switches more pass transistors => slower edge rates do slow edge rates increase intrinsic delay? Yes! A. Intrinsic Buffer Delay.