prev FPGA 2002 next
Size of Load (Tile Length)
are larger buffers necessary?

Consider driving 2 wires in series, each spanning 4 tiles...

  1. repeat, but draw area*delay curve

  2. short tiles
    • best size increases
  3. long tiles
    • best size decreases
    • delay insensitive
    • area cost more significant


  4. within 5% of curve minima
    • fixed switch size!!



Best area*delay, and within 5% or 10% of best.