prev FPGA 2002 next
OUTLINE

  1. circuit design of buffers
    • level restoring
    • alternating buffers and pass transistors
    • size of load
    • buffer construction
    • slow inputs and intrinsic delay
    • switch sizing

  2. fanin-based switches

  3. replacing buffers with pass transistors

  4. summary