

Contents

Dedication	v
List of Figures	xi
List of Tables	xv
List of Symbols	xvii
Foreword	xix
1. INTRODUCTION	1
1.1 Trends in Digital Design	1
1.2 Book Outline	6
1.3 Summary	8
2. INTERCONNECTION NETWORKS	9
2.1 Multi-Stage Networks	9
2.2 PLD Routing Architectures	18
2.3 Selected Commercial PLDs	21
3. MODELS, METHODOLOGY AND CAD TOOLS	25
3.1 Mesh (Island-Style) Architecture	25
3.2 Mesh Architecture Model Details	30
3.3 Area and Delay Models	32
3.4 CAD Flow and Experimental Methodology	36
4. SPARSE CROSSBAR DESIGN	39
4.1 Introduction	39
4.2 Crossbars and Connection Blocks	40
4.3 Graph Representation	46
4.4 Evaluating Routability	47

4.5	Routable Switch Patterns	49
4.6	Switch Placement Algorithm	53
4.7	Results	60
4.8	Design Examples	66
4.9	Conclusions	79
4.10	Future Work	80
5.	SPARSE CLUSTER DESIGN	81
5.1	Introduction	81
5.2	Methodology	83
5.3	Architecture Parameters	84
5.4	Results	87
5.5	Comparison to Previous Work	98
5.6	Conclusions	99
5.7	Future Work	100
6.	ROUTING SWITCH CIRCUIT DESIGN	101
6.1	Introduction	101
6.2	Methodology	104
6.3	Detailed Circuit Design	105
6.4	Fanin-Based Switches	124
6.5	Fanin-based Switch Results	126
6.6	Buffer/Pass Architectures	131
6.7	Buffer/Pass Architecture Results	135
6.8	Conclusions	138
6.9	Future Work	139
7.	SWITCH BLOCK DESIGN	141
7.1	Introduction	141
7.2	Switch Blocks	143
7.3	Switch Block Design Framework	148
7.4	Framework Applications	154
7.5	Results	160
7.6	Conclusions	164
7.7	Future Work	165

<i>Contents</i>	ix
8. CONCLUSIONS	167
Appendices	170
A Switch Blocks: Reduced Flexibility	171
A.1 Introduction	171
A.2 Biased $F_s = 2$ Style	171
A.3 Asymmetric $F_s = 2$ Style	173
A.4 Results	174
A.5 Summary	176
B Switch Blocks: Diverse Design Instances	183
C VPRx: VPR Extensions	185
C.1 Determination of Router Effort	185
C.2 Routing Graph and Netlist Changes (Sparse Clusters)	187
C.3 Area and Delay Calculation Improvements	188
C.4 Runtime Improvements	190
C.5 Experimental Noise Reduction	191
C.6 Correctness Changes	192
References	193
Index	205

Foreword

Programmable Logic Devices (PLDs) have become the key implementation medium for the vast majority of digital circuits designed today. While the highest-volume devices are still built with full-fabrication rather than field-programmability, the trend towards ever fewer ASICs and more FPGAs is clear. This makes the field of PLD architecture ever more important, as there is stronger demand for faster, smaller, cheaper and lower-power programmable logic.

PLDs are 90% routing and 10% logic. This book focuses on that 90% that is the programmable routing: the manner in which the programmable wires are connected and the circuit design of the programmable switches themselves. Anyone seeking to understand the design of an FPGA needs to become literate in the complexities of programmable routing architecture. This book builds on the state-of-the-art of programmable interconnect by providing new methods of investigating and measuring interconnect structures, as well as new programmable switch basic circuits.

The early portion of this book provides an excellent survey of interconnection structures and circuits as they exist today. Lemieux and Lewis then provide a new way to design sparse crossbars as they are used in PLDs, and show that the method works with an empirical validation. This is one of a few routing architecture works that employ analytical methods to deal with the routing architecture design. The analysis permits interesting insights not typically possible with the standard empirical approach.

The authors show how the sparse crossbar can be effectively used as the interconnect network within a clustered logic block in an FPGA. They give some very surprising results of their effect on the choice of the logic function in the logic block.

An exciting portion of this book marries the issue of programmable switch circuit design with the design of the routing architecture. The authors suggest some new and important circuits and show that they are more effective than

current designs. They give a clever method of replacing expensive buffers with cheaper alternatives that also reduce overall critical path delay in FPGAs.

To achieve all of this, the book also makes important contributions to the software (an enhanced router) and modeling (of area and delay) used in the empirical FPGA architecture development approach.

This book is a must-read for the aspiring FPGA architect, or for anyone who would like to gain a good comprehension of the most important IC technology of our time.

Professor Jonathan Rose,
The Edward S. Rogers Sr. Dept. of
Electrical and Computer Engineering,
University of Toronto,
Toronto, August 2003