

Altium II

(PCB Layout)

ELEC391 Spring 2017

PCB Design support for ELEC391:

Altium 2016, 150 licenses

Lecture talks:

- Jan 30 Altium I (Design Capture + Simulation)
- Feb 6 Altium II (PCB Layout)
- Mar 13 Guest Lecture PCB Production
- Support & submission instructions posted <u>here</u>

Mechanical and PCB design support available 2hrs per lab session, rooms MCLD315,306

Mon: 13:00-15:00 / 16:00-18:00 Tue : 09:00-11:00 / 12:00-14:00 / 16:00-18:00 Wed: 13:00-15:00 / 16:00-18:00 Tue : 09:00-11:00 / 12:00-14:00 / 16:00-18:00

Contents

- PCB design flow & PCB layers
- Walk-through tutorial, simple PCB
- Instructions for elec391 fab submissions
- PCB design best practices
- Anatomy of a PCB
 - Traces, pads, vias, layers etc.

PCB Basic Design Flow



- Symbol and Footprint creation
- Auto place
- •Auto route ...

2 starting points for PCB design

- 1. From a companion schematic package
 - Prepare project schematics
 - Import schematic design
 - Component footprints are added automatically
 - Connectivity is indicated with rats nests
 - Net names are imported from the schematic
- 2. Directly from the PCB editor
 - You need to select and place manually each component footprint from a library
 - No rats nest connectivity
 - You must assign nets manually (at least GND)

PCBs are multi-layered entities













Same PCB:



Configuring the Display Layers

Design » Board Layers and Colors •

elect PCB View Configuration	n	Board Layers And	Colors Show / I	Hide Vi	ew Options Transpare	ncy						
lame	Kind										-	
ltium Standard 2D	2D simple	Signal Layers (S)	Color S	how	Internal Planes (P)	Color Show	Mechanical Lavers(M)	Color	Show	Enable	Single	Linked To Sheet
ltium Transparent 2D	2D simple	Top Layer (I)		v 			cuyers(iii)				Mode	Sheet
utorial	2D simple	Bottom Layer (b)		•			Mechanical 1		~	~		
ltium 3D Black	3D						Mechanical 13			✓		
tium 3D Blue	3D						Mechanical 15			✓		
tium 3D Brown	3D						Mechanical 16		✓	✓		
tium 3D Color By Layer	3D											
tium 3D Dk Green	3D											
tium 3D Lt Green	3D											
tium 3D Red	3D											
tium 3D White	3D											
th		Only show lay	ers in laver stack		Only show planes	in laver star	Only show enable	ed mechar	nical Law	er		
Users\robertor\AppData\R	loaming\Altium\Altiu		ers in layer stack		M Only show planes	in layer stat		eu mechai		CI .		
Designer	1776 E00 P C0 A C1\\/iau	All On All Off	Used On		All On All Off Use	ed On	All On All Off U	sed On				
nfigurations\Altium Stand	ard	Mask Layers (A)	Color St	how	Other Layers (O)	Color Show	System Colors (Y)				Colo	r Show
config_2dsimple		Top Paste			Drill Guide		Default Color for Ne	w Nets				~
lore Folder		Bottom Paste			Keep-Out Layer		DRC Error Markers					✓
scription		Top Solder		✓	Drill Drawing		Selections					\checkmark
		Bottom Solder		✓	Multi-Layer	~	DRC Detail Markers					 Image: A start of the start of
tium Standard 2D							Default Grid Color -	Small				 Image: A state of the state of
							Default Grid Color -	Large				
		All On All Off	Used On		All On All Off Use	ed On	Pad Holes					
							Via Holes					
							Top Pad Master					
							Bottom Pad Master					
ons							Highlight Color					
ate new view configuratio	on	Silks green Laward		Show			Board Line Color					
guiune		Top Overlay (5)		w w			Board Area Color					
		Bottom Overlay (E)	D)	•			Sheet Line Color					V
e view configuration		Bottom Overlay	N	•			Sheet Area Color					
e view configuration			11				Workspace Start Col	or				×
e view configuration e As view configuration		All Cho All Off	Used On				workspace End Cold	or				V
e view configuration e As view configuration d view configuration							All On All Off LL	sed On				
e view configuration e As view configuration d view configuration								icu on				
e view configuration e As view configuration d view configuration name view configuration .								icu on				
re view configuration re As view configuration Id view configuration name view configuration			A11.1		liesd laws 2			Calact		. 0#		All 1

Configuring the Display Layers

📕 🔄 📕 Top Layer 📕 Bottom Layer 📕 Mechanical 1 📕 Mechanical 4 📕 Mechanical 13 📕 Mechanical 15 📕 Mechanical 16 📃 Top Overlay 📕 Bottom Over <

- Electrical layers 32 signal layers and 16 internal power plane layers.
- Mechanical layers
 32 general purpose mechanical layers, used for design tasks such as dimensions, fabrication details, assembly instructions, or special purpose tasks such as glue dot layers. These layers can be selectively included in print and Gerber output generation. They can also be paired, meaning that objects placed on one of the paired layers in the library editor, will flip to the other layer in the pair when the component is flipped to the bottom side of the board.

• Special layers

these include the top and bottom silkscreen layers, the solder and paste mask layers, drill layers, the Keep-Out layer (used to define the electrical boundaries), the multilayer (used for multilayer pads and vias), the connection layer, DRC error layer, grid layers, hole layers, and other display-type layers.

Thru-hole pads & vias are plated



Plating reduces hole size by 0.003" You must specify if using

- 1) Plated hole sizes
- 2) Non plated hole sizes

Not all holes need to be plated

Cross section report for a 2 sided PCB



Board Implementation

Tutorial - Getting Started with PCB Design

http://techdocs.altium.com/display/ADOH/Board+Implementation



Creating a New Board from a template

Files	▼ # ×
Open a document	۲
BOARD 1.pcbdoc	
🕮 PCB_design_guide_v8 (1).PcbDoc	
🕮 PCB_design_guide_v9.PcbDoc	
🕮 PCB_design_guide_v7.PcbDoc	
🕮 PCB_design_guide_v8.PcbDoc	
More Recent Documents	
🚰 More Documents	
Open a project	۴
New	۲
New from existing file	۲
🕌 Choose Document	
🕌 Choose Project	
New from template	۲
PCB Templates	-
🔚 Schematic Templates	
🕎 PCB Projects	

- Files Panel:
 - New from template
 - select the A4.PcbDoc template
 - Save as ... same name and directory as SchDoc file



First things first ... choosing working units

• Imperial (inches)

- 1/1000th of an inch = 1 mil = 1thou
- 100mils (0.1") is a common dimension



• Metric (mm)

- 1 mm ≠ 1mil !
- Common unit in SM parts



- Remember: 100mils = 2.54mm
- To switch units in Altium Press <Q>

Metric or Imperial?



Comment driven by high density & modern surface mount technology

Old PCB wisdom: "thou shall use thous" David L. Jones EEV blog



Comment driven by traditional 0.1" spacing between pins

First things first ... setting the board origin

- Absolute origin (lower left corner)
- User-defined relative origin
 - Edit >> Origin >> Set





First things first ... setting the snap grid

• PCBs are grid based objects



Unified Cursor-Snap System

 Selecting a suitable snap grid:
 - <Ctrl>+<G>

> Start with a coarse grid to define board size

First things first ... redefining the board shape

- Viewing modes:
 - Board Planning Mode (1)
 - Design » Edit Board Shape (resize to 1.5" x 1.5")
 - Design >> Move Board Shape (Relocate the origin)
 - 2D Layout Mode (2)
 - 3D Layout Mode (3).



Design transfer

• Make the PCB board part of the project

Projects	▼ # ×	Projects	▼ # ×	Projects	* # >
Workspace1.DsnWrk 👻	Workspace	Workspace1.DsnWrk 👻	Workspace	Workspace1.DsnWrk 👻	Workspace
	Project		Project	Multivibrator.PrjPcb	Project
File View Structure Editor	• 📦 🔹	File View Structure Editor	٠ 🕑 👻	File View Structure Editor	٠ 🕑 😸
Multivibrator.PrjPcb Source Documents		Multivibrator.PrjPcb Spurce Documents**		Multivibrator.PrjPcb * Source Documents	8
Multivibrator.SchDoc	0	Hultivibrator.SchDoc		Multivibrator.SchDoc	
Source Documents	8	Gource Documents PCB1.PcbDoc *	в		

- Rename the file
- Save the PcBDoc file and the project

Design transfer

- Design transfer
 - On Schematic file
 - Design >> Update PCB Document ...

		Engi	neering Change Order			×
Modifications				Status		
E V Action	Affected Obj		Affected Document	Check	Done	Message
🖃 💼 📃 Add Compone	ents					
✓ Add	📙 C1	То	III Multivibrator.PcbDoc	Sec.		
✓ Add	📙 C2	То	III Multivibrator.PcbDoc	Sec.		
✓ Add	📙 Q1	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	归 Q2	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	📙 R1	То	🕮 Multivibrator.PcbDoc	3		
✓ Add	归 R2	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	📙 R3	То	🕮 Multivibrator.PcbDoc			
✓ Add	归 R4	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	📑 Y1	То	🕮 Multivibrator.PcbDoc	Sec.		
🖃 💼 🛛 Add Nets(6)						
✓ Add	🔁 12V	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	🔁 GND	То	🕮 Multivibrator.PcbDoc	Sec.		
✓ Add	🚬 NetC1_1	То	🕮 Multivibrator.PcbDoc	a		
✓ Add	🔁 NetC1_2	То	II Multivibrator.PcbDoc	3		
✓ Add	🔁 NetC2_1	То	III Multivibrator.PcbDoc	3		
✓ Add	🔁 NetC2_2	То	III Multivibrator.PcbDoc	3		
Validate Changes	ecute Changes	<u>R</u> eport	Changes Only Show Errors		[Close

Design transfer

🖬 м	ultivibr	ator.SchD	oc 🔳	Multivit	brator.P	cbDoc *					
											All parts in the schematic
											with their selected footprints
											1 t
											(2 Y1 R1 R3 R4 R2
											*
											Rat's nests indicate connectivity
	X										as per schematic (Net names are
											assigned to part terminals)
	s 🔳	Top Laye	B	ottom La	yer 📕	Mechanica	I 13	Mecha	anical 15	Me	chanical 16 📃 Top Overlay 🔲 Multi-Layer 🛛 😵 🛛 Snap Mask Level Clear

Component positioning and placement options

Tools >> Preferences

PCB Editor – General						
Editing Options	Autopan Options					
✓ Online DRC	Style	Adaptive 🗸				
Object Snap Options Image: Snap To Center Image: Smart Component Snap	Speed Pixels/Sec	1200 O Mils/Sec				
Snap To Room Hot Spots	Space Navigator Options					
K AR	Th	Words of wisdom: nese are very useful!				
	Snap To Cent the cursor will Smart Compo center instead	ter: When you "grab" a component to positio hold the component by its reference point. Conent Snap force the software to snap to a p of the reference point				

Component positioning and placement options

Tools >> Preferences



Po

PCB Editor – Interactive Routing		
uting Conflict Resolution	Dragging	A so
	 ✓ Preserve Angle When Dragging Ignore Obstacles Avoid Obstacles (Snap Grid) Avoid Obstacles Unselected via/track Move ✓ Selected via/track Drag ✓ 	
Furrent Mode Walkaround Obstacles eractive Routing Options Restrict To 90/45 Follow Mouse Trail Automatically Terminate Routing Automatically Remove Loops Allow Via Pushing	Pickup Track Width From Existing Routes Imeractive Routing Width From Existing Routes Track Width Mode Rule Preferred Via Size Mode Rule Preferred Favorites Eavorite Interactive Routing Widths Favorite Interactive Routing Via Sizes	
uting Closs Effort		

Positioning components & routing



Change C2 & C1 footprints from RAD-0.3 to RAD-0.1 Rotate & align resistors: Edit >> Align

Handy shortcuts for routing

- Press * on the numeric keypad while routing to cycle through the available signal layers. A via will automatically be added, in accordance with the applicable Routing Via Style design rule. Alternatively, use Ctrl+Shift+Roll shortcuts to move back and forth through the available signal layers.
- Shift+R to cycle through the enabled conflict resolution modes, including Push, Walkaround, Hug and Push, and Ignore. Enable the required modes in the PCB Editor Interactive Routing page of the *Preferences* dialog.
- Shift+S to cycle single layer mode on and off, ideal when there are many objects on multiple layers.
- **Spacebar** to toggle the corner direction (for all but any angle mode).
- Shift+Spacebar to cycle through the various track corner modes. The styles are: any angle, 45°, 45° with arc, 90° and 90° with arc. There is an option to limit this to 45° and 90° in the PCB Editor -Interactive Routing page of the *Preferences* dialog.

Auto route

- Tools » Un-Route » All
- Auto Route » All



Design Rules

Design >> Rules

Rule	Constrain	Query
Electrical, Clearance	Min clearance = 10mil	All
Routing, Width*	Min width = 7mils Max width =50mils Preferred =10mils	All
Routing, Width_Power (see next slide)	Min width = 7mils Max width =60mils Preferred =40mils	Advanced (Query) (InNet('12V') OR InNet('GND'))

These rule settings are just for this example, elec391 rules are described ahead

Custom Routing design rules

💐 PCB Rules and Constraints Editor [m	nil]						? ×
Design Rules D	^	Name Width_1 Where The Object Matcher All ~	Comment			Unique ID EWBDPXHU	Test Queries
E	New Rule Duplicate Delete Ru Report Export Ru Import R	Constraints rred Width Rule IIe Iles	10mil Max Width 10mil	Check Tracks/Arcs Min/Max Width Individually Check Min/Max Width for Physically Connected Copper (tracks, arcs, fills, pads & vias) Characteristic Impedance Driven Width Layers in layerstack only			
Plane P	ver ance	Attributes on Layer Min Width 10mil 10mil	Preferred Size 10mil 10mil	Layer Stack Reference Max Width Name 10mil Top Layer 10mil Bottom Layer	Index 32 33	Absolute Layer Name TopLayer BottomLayer	Index / 1 32
<u>R</u> ule Wizard <u>P</u> riorities	<u>C</u> reate D	efault Rules				OK Cance	el Apply

Rename to "Width_power'

Use 'Custom Query' to set" Belongs to net 12V OR Belongs to net GND Set rule execution priority



Submission Instructions

- Every group is entitled to three submissions
- Cost: \$25 + \$10/ sq-in, from project budget
- Submission dates:

Midnight, every Monday until March 13 we will check submissions and accept fixes until Tuesday 5PM

Turn around: 5-6 business days

M T W Th F Sa S M T W Th F Sa S

- Work within the given guidelines
- Verify PCB layout and design prior to design submission
- Submissions will be rejected if guidelines are not followed



Submission Instructions

- Email pcb@ece.ubc.ca
 Subject: [PCB] ELEC391, Group Section #, submission# (out of 3)
- Attach: Zipped file with your PCB Project file (*.PrjPcb) and all associated files, also include the latest DRC report. (make sure all files are under the same directory)

Body:

Total number of boards to fabricate: Name of boards to fabricate and number of copies for each

You can send several different boards per submission.
 You can request up to 2 copies of each.

Design constrains

1) Layers:

- 1) Maximum number of electrical layers = 2
- 2) Bottom overlay (PCB underside text) will not be manufactured please use "bottom layer" for bottom text
- 2) Try to minimize the size of your PCB Components can be placed side by side (recommend 50-100 mil IC's separation for most cases
- 3) Do not forget to:

Add your group number on the top overlay – make it visible Draw a board outline on Mechanical 1 if several boards in a single file, draw a board outline for each (min spacing from edge of board for any feature is 10mils)

Design constrains

4) Use latest version of course component library available here

http://www.ece.ubc.ca/~eng-services/files/courses/elec391-spring2017/pcb-design/

5) Using other libraries

If you do, make sure parts will pass Design-Rule-Checking These two Altium libraries contain useful parts:

- Miscellaneous Devices.IntLib
- Miscellaneous Connectors.IntLib

6) Install provided Design-Rules file - please do not modify base rules, but you can add custom routing rules.

Submission that do not pass DRC will be rejected

Rules and Checks



Rules – design rules

- DRC file available <u>here</u>: http://www.ece.ubc.ca/~eng-services/files/courses/elec391-spring2017/pcb-design/
- Download and save as ".RUL" file
- On your PCB design select: Design >> Rules
- On the 'PCB Rules and Constrains Editor', Right click anywhere on the left column
 - Select: Import Rules
 - Select all rules in window (using shift and mouse)
 → OK
 - Browse to select .RUL file
 - Clear existing rules prior to import? \rightarrow NO

Rules – design rules

- Component clearance and (electrical) clearance:
 - Minimum distance = 7 mil
- (Routing) width:
 - Minimum trace width = 7 mil
- Annular ring size:
 - Minimum annular ring size = 7 mil
 - Minimum annular ring size for vias = 5 mil
- Board outline clearance: 10mils
- Limited set of allowed hole sizes





• Pre-selected hole and drill sizes: non-plated vs. plated sizes

Drill Number Set	Drill Size	Finishe d Size	Approximate Use
#76	.020"	.017"	via holes
#70	.028"	.025"	via holes, fine lead devices such as trim pots etc.
#65	.035"	.032"	IC's, 1/4 watt resistors, small diodes, ripple caps etc.
#62	.038"	.035"	Square posted pins that measure .025" on the flat.
#58	.042"	.039"	TO-220 packages, IDC type square posted headers, 1/2 watt resistors, 1N9000 series diodes, IC chip carriers, etc.
#55	.052"	.049"	larger connectors, transformer leads, etc.
#53	.060"	.057"	similar to .052" above
#44	.086"	.083"	TO-220 mounting holes, screw holes, general mounting
1/8 in.	.125"	.122"	mounting holes
#24	.152"	.149"	mounting holes



PCB Design Best Practices

Best Practices: Estimating board size

- Before starting layout it is good to have an idea of the target size of the PCB board and all other relevant dimensions.
- It is very helpful to have the components at hand to plan the floor-plan.
- An old good trick of the trade is to print the PCB layout at a 1:1 scale, place the printout on a foam and stick on the through hole components.







Best Practices: Floor planning

Choose your units and set the grid Carefully plan the placement of components Place analog and digital sections apart Group components into 'functional blocks' Place ICs in the same direction Align ICs, resistors, labels, capacitors etc. Place de-caps close by their ICs Place Op-amp resistors near the Op-amp Plan for mounting holes and heat sinks Aim for symmetry when possible Do use Design Rule check

Background: Apple Macintosh PCB from http://www.digibarn.com/collections

41

Best Practices: Routing strategy

- On two sided boards keep traces perpendicular as much as possible
- Avoid 90 degree bends in tracks (?) (reduced chances of acid traps)
- Keep traces a short as possible
- Always connect a trace to the center of the pad
- Use teardrops (Tools >> tear drops), and use vias to avoid lockout

Via/TH Pad

- Do not place vias under SMD pads
- Layout first all critical traces
 e.g. CLK, diff pairs, controlled length
- Polygons as fills: Connect to GND (EMC), or do not leave 'dead copper' —
- Rout nicely

[Ref 3]





Best Practices: Labelling

- Always sign your design: add date, version, and name of board
- Label all relevant inputs and outputs
- Default sizes for comments and designators are 60mils x 10mils







Best Practices: Finishing touches

- Add mounting holes
- Run: Reports >> Board Information
 - Board specification \rightarrow to confirm board size
 - Non-plated hole size
 - Plated hole size
- Using the hole size editor:
 - Minimize the total number of holes sizes
 - Verify that all vias are the same size (if possible)
- Verify that there are no unwanted leftovers on any Mechanical layer

Online resources

- 1. <u>Ten best practices of PCB design EDN</u> <u>Magazine, Edwin Robledo & Mark Toth</u>
- 2. <u>Circuit Board Layout Techniques Texas</u> Instruments, Chapter 17 of Op-amps for everyone
- 3. <u>PCB Design Tutorial David L. Jones</u>

Anatomy of a PCB

[B1] Complete PCB Design Using OrCad Capture and Layout \ Kraig Mitzner, 2007.

Ref [B1]

PCB Anatomy: Substrate

- Substrate (laminate)
 - Rigid board of insulating material
 - Provides structural support to the circuit components
 - Most commonly used material type is FR4, 62-63mils thick
 - Laminates are available in different thicknesses



Figure 1-2 A double-sided copper clad FR4 substrate.





Cu thickness measured in weight oz/ft^2 $\frac{1}{2}$ oz $\rightarrow 0.7$ mils 1 oz $\rightarrow 1.4$ mils 2 oz $\rightarrow 2.8$ mils 1 mil = 25µm

PCB Anatomy: Layer Stackup

Design >> Layer Stack Manager ...

		Layer St	tack Manager				×
Save Load Presets	▼ 3D			9		🖺 Layer Pair	rs 🗸
	Layer Name	Туре	Material	Thickness (mil)	Dielectric Material	Dielectric Constant	Pullback (mil)
	Top Overlay	Overlay					
4	Top Solder	Solder Mask/Co	Surface Material	0.4	Solder Resist	3.5	
	Top Layer	Signal	Copper	1.4			
	Dielectric1	Dielectric	None	62	FR-4	4.8	
	Bottom Layer	Signal	Copper	1.4			
	Bottom Solder	Solder Mask/Co	Surface Material	0.4	Solder Resist	3.5	
	Bottom Overlay	Overlay					
	<						>
Total Thickness: 65.6mil	Add Layer 🔻	Delete Layer	Move Up	Move Down	Drill Pairs	. Impedance C	alculation
Advanced >>						ОК	Cancel

PCB Anatomy: Traces / Tracks

- Copper traces are patterned either by:
 - Photolithography: requires photomasks
 - Laser: used to draw patterns on photoresist
 - Mechanical milling: Cu is removed to isolate the traces.
- Trace width and thickness determines:
 - Ampacity (current carrying capacity)
 - Characteristic impedance for RF designs
- Practical limitations:
 - Minimum trace width and gap



Figure 1-11 Copper pad and trace after etching and resist stripping.

Negative view: Copper planes, Drill holes, Solder Masks



Figure 1+18 Copper in a plane layer (negative view without drill info). (a) Copper plane with thermal relief. (b) Negative view in Layout.



Figure 1-12 A mechanically milled trace.

Ref [B1]

PCB Anatomy: Trace width



Use the following online trace width calculator: http://circuitcalculator.com/wordpress/2006/01/31/pcb-trace-width-calculator

PCB Anatomy: Vias

- Connection between layers is accomplished with via holes
- After the holes are drilled, their inner walls are plated
- Top and bottom traces are patterned after plating



Figure 1-13 Holes are drilled into the board and then copper plated. (a) A nonplated through-hole. (b) A plated through-hole.



Ref [B1]

Thermal relief is needed when connecting a via to a copper plane





Figure 1-14 A connection to a plane layer through a thermal relief.

PCB Anatomy: Vias

through-hole, blind, buried

- Types of via holes:
 - Plated and un-plated



Figure 1-5 A built-up, multitechnology, PCB stack-up.

Ref [B1]

PCB Anatomy: Holes



Ref [B1]

Ref [B1]

PCB Anatomy: Pads

- Pads: contact areas for soldering components, test points, and solder traps
- Pads can have any shape
- Single layer pads: Top/bottom layer, common for SMT, end launch connectors
- Multi-layer pads: for through hole components
- Footprints are a collection of pads





Figure 5-7 Footprint dimensions (typical convention).

Figure 5-12 Radial-leaded through-hole device. (a) Axial-leaded capacitor. (b) Layout axial footprint

PCB Anatomy: Solder mask

- Solder mask or solder resist:
 - Thin polymer layer deposited on top and bottom layers
 - Protects outer layers from oxidation and prevents solder bridges
 - Allows for wave or reflow soldering of components
 - Holes are opened with photolithography wherever components will be soldered
 - Default color is green, but any other color is possible



Illustration ML-14. Apply solder resist. The specified resist (either dry film, liquid photoimageable, or screen printed) is applied to the surfaces of the PCB or panel.



Illustration ML-15. Solder coat. Solder (tin/lead) is applied to the exposed copper areas, and the excess solder is removed.

Source: Printed Circuit Board Basics: An Introduction to the PCB Industry, by: Michael Flatt

Ref [B1]

Ref [B1]

PCB Anatomy: Legend / Silkscreen / Overlay



- Legend or silkscreen:
 - Applied on top of the solder resist
 - Can be applied to one or both outer layers
 - Default color is white but any other color is possible

Tip: add (Top) and (Bottom)



Figure 1-16 Final layers are the soldermask (green) and silk screen (white).

PCB Anatomy: Solder coat / thinning



Solder coated + no solder mask

PCB Anatomy: Mechanical Layers

- Multi-purpose layers
- E.g. Altium supports 32 Mechanical layers: M1 ... M32
- Typically
 - M1 Board outline
 - M2 PCB manufacturing info
 - M11-M12 Top and bottom layer dimensions
 - M13 Top layer 3D models and mechanical outlines
 - M14 Bottom layer 3D models and mechanical outlines
 - M15 Top layer assembly information
 - M16 Bottom layer assembly information