

#### Altium I

(Circuit Design + Layout)

ELEC391 Summer T1 2018

#### Contents


- PCB Design support for ELEC391
- PCB design flow
- How to install Altium Designer 2016
- Understanding Altium Designer
- Walk-through example
- PCB design best practices
- Anatomy of a PCB

Credits: Unless explicitly stated all source material is from the Altium website and Altium training documents.

## PCB Design support for ELEC391:

Altium 2016, 150 licenses

- Jun 4 Altium I (Circuit Design + Layout)
- PCB Submissions Jun 10




#### Submission Instructions

- FR4 62mils, 7mils/7mils, 2-layers, top overlay only.
- Designs must pass DRC
- You can send several different boards per submission.
- You can request several copies of each but that increases your area.
- Email pcb@ece.ubc.ca
   Subject: [PCB] ELEC391, Group #, submission#
- Attach: \*PcbDoc files only Body:
  - Total number of designs (not copies) to fabricate


    Name of designs to fabricate and number of copies for each


# Rules and Checks




# Rules – design rules


- Component clearance and (electrical) clearance:
  - Minimum distance = 7 mil
- (Routing) width:
  - Minimum trace width = 7 mil
- Annular ring size:
  - Minimum annular ring size = 7 mil
  - Minimum annular ring size for vias = 5 r
  - Board outline clearance: 10mils







# PCBs are multi-layer objects



# Altium Designer 2016

#### A complete product development system

System requirements (MS W7, W8, W10)



- Front-end design and capture
- Physical PCB design
- FPGA hardware design
- FPGA system implementation and debugging
- Embedded software development
- Mixed-signal circuit simulation
- Signal integrity analysis
- PCB manufacturing

#### How to install Altium 2016

 Link to our download site: <a href="https://download.ece.ubc.ca">https://download.ece.ubc.ca</a>

 Create an Altium Live account: <u>http://live.altium.com/#signin</u> (slow) email: engservices@ece.ubc.ca (fast)



UBC Engineering — Electrical and Computer Engineering

#### **Electronic Software Distribution**



Install .zip file

The ECE license server for Altium is accessible only from the UBC network. Before starting Altium, you should be connected by one of the following means:


- A wired connection on the ECE network
- A wired connection on UBC ResNet
- A wireless connection at the UBC Vancouver campus on the ubcprivate, ubcsecure, or ubc network (ubcvisitor and eduroam are not sufficient)
- A myVPN connection to the UBC Vancouver network
- A myVPN connection to the ece.prof pool

Start Altium, and from your "My Account" page, click on "Setup private license server". Enter:

Server name:		
Server port:	See file: README.html	
Secondary server name:		
Server port:		

Select the new license that appears and click on "Use". You may as well also delete any old, expired licenses that are also showing.

#### To set license server




As per README.html file

#### Connecting to the Altium Vault



To connect to a Vault, go to DXP Preferences - Data Management - Vaults settings.


To learn more about design data management, please visit http://live.altium.com/#vaults




# **Understanding Altium**

- DXP (Design explorer): Unified platform
- Collaborative environment (corporate tool):
  - Multiple users, some with dedicated tasks
  - Design team incremental changes day-by-day
  - Built-in version control (SVN subversion or CVS concurrent versions system
  - Design repositories / Vaults (accessible by multiple users with different credentials
- Cloud oriented support:
  - Save preferences online
  - http://live.altium.com/ (forum, design content, blog)

## Altium Design Environment



# Recommended basic panels



For more help working with panels read this

# **Understanding Altium**

(Basics for the single user)

# Don't forget:

- Use Keyboard shortcuts
   <Shift + F1> while running a command
- <Esc> or Right Click to exit a command
- Save documents to see some changes take effect

#### **Altium Projects**


- Project: collection of design documents
  - 1 Project = 1 implementation
  - It stores links to all source documents
    - relative reference: same drive
    - absolute reference: different drive
  - It creates links to all output documents
  - Saves project options
- Create a PCB\_Project, Save as: new name (does not move the file creates a copy)
- The active project is highlighted
- Add/Remove documents to/from a project


## Project types


- PCB Project (\*.PrjPcb)
  - Schematic, libraries, PCB layout
- FPGA Project (\*.PrjFpg)
- Embedded Project (\*.PrjEmb)
- Core Project (\*.PrjCor)
- Integrated Library (\*.LibPkg) & (\*.IntLib)
- Scritpt Project (\*.PrjScr)


#### Component, Model and Library Concepts

- Component representations:
  - Schematic symbol
  - PCB footprint
  - SPICE model definitions
  - Signal integrity description
  - 3D graphical description










#### Libraries = collections of components


- Collection of components, models or both
- Model Libraries (\*.MDL, \*.CKT, \*.PCBLib)
  - Simulation models are one file per model
- Schematic Libraries (\*SchLib)
  - Symbol and a link to a model library
- Integrated Libraries (\*.IntLib)
  - Unified components: Symbol, footprint and other domain models + parametric information are compiled into a single portable file

#### To setup libraries in Altium

Libraries panel





**Available Libraries Dialog** 



Project: part of and available only to the active project and its documents
You have to keep track of where these are if you move the project files

Installed: All installed libraries.
Components are available to all open projects and list is persistent across design sessions





#### **Libraries Panel:**

All libraries available to the active project

Project + Installed + Search Path

#### When placing component:

<spacebar> to rotate

<x> or <y> to flip

<Tab> open properties dialog

<L> for PCB footprints to flip component side

#### To search across libraries:

Search ...

## Obtaining integrated libraries

#### 1. Frozen (legacy) libraries: from here

you can install anywhere but it is a good idea to make a subfolder under:

C:\Users\Public\Public Documents\Altium\AD16\Library or a cloud storage service if you work from more than one PC

#### 2. AltiumLive website: Resources / Design Content



Manufacturer: National Semiconductor

Updated: 3+ months ago Tags: Analog, Amplifier

National Semiconductor Amplifiers. This collection offers amplifiers from single to quad, up to 1.7GHz with low-distortion, low-power and low-voltage options.


This is useful to preview component

**GO TO VAULT** 


DOWNLOAD LIBRARY


This downloads a .zip file for the complete library

#### **Altium Vault**



# Learning to use Altium






Best training material is on the Altium website It is updated, but beware that menus and options slightly change between versions


# Walk-through example

L298 Motor Driver Board (by Matt Winship)



L298\_Motor\_Driver\_Board\_Datasheet.pdf


#### Altium introductory tutorial




#### LM298 Motor Driver Board Schematic

- 1. Load libraries
- Draw the schematicSet electrical type for connector pins
- 3. Compile Project:Project → Project Options
- 4. Place 'no ERC' labels if necessary Modify connection matrix with caution

#### LM298 Motor Driver Board Schematic




## Drawing the schematic




### Set the electrical type of pins

On the Q-LN298HS Symbol, pins Direc1, Direct2, and Enable are inputs You need to set the pins of connector P2 to Output, or I/O, to provide a compatible electrical type net




#### Compile Project

Project >> Compile Project



- This error is caused by having 2 pins of the LM298 connected to V- and 2 pins connected to V+
- In this case this was done intentionally
- To ignore this error place a No ERC label on the net




# Wiring Tips

- Left-click or <Enter> to anchor the wire at the cursor position.
- <Backspace> (←) to remove the last anchor point.
- <Spacebar> to toggle the direction of the corner.
- <Shift+Spacebar> to cycle through all possible corner modes.
- Right-click or <Esc> to exit wire placement mode.
- To graphically edit the shape of a wire, Click once to select it first, then Click and hold on a segment or vertex to move it.
- Whenever a wire crosses the connection point of a component, or is terminated on another wire, a junction will automatically be created.
- A wire that crosses the end of a pin will connect to that pin, even if you delete the junction.
- To move a placed component and drag connected wires with it, hold down the Ctrl key while moving the component, or select Move » Drag.

#### LM298 Motor Driver Board Layout

**Board Layout** 

- Size 1.2" x 2.1"
- 2 layers
- Mounting holes
- Thick traces for Vand V+
- Power planes for Vs and GND



**Top Metal** 

**Bottom Metal** 

## 2 starting points for PCB design


#### 1. From a companion schematic package

- Prepare project schematics
- Import schematic design
- Component footprints are added automatically
- Connectivity is indicated with rats nests
- Net names are imported from the schematic

#### 2. Directly from the PCB editor


- You need to select and place manually each component footprint from a library
- No rats nest connectivity
- You must assign nets manually (at least GND)

#### Creating a New Board from a template



## Adding PCB file to project


Make the PCB board part of the project




- Rename the file
- Save the PcBDoc file and the project

## First things first ... choosing working units

- Imperial (inches)
  - 1/1000<sup>th</sup> of an inch = 1
     mil = 1thou
  - 100mils (0.1") is a common dimension




- Metric (mm)
  - 1 mm ≠ 1mil!
  - Common unit in SM parts



- Remember: 100mils = 2.54mm
- To switch units in Altium Press <Q>

## First things first ... setting the snap grid

PCBs are grid based objects




# **Unified Cursor- Snap System**

- Selecting a suitable snap grid:
  - <Ctrl>+<G>
  - Start with a coarse grid to define board size


#### First things first ... redefining the board shape

- Viewing modes:
  - Board Planning Mode (1)
    - Design » Edit Board Shape (resize to 1.2" x 2.1")
    - Design >> Move Board Shape (Relocate the origin)
  - 2D Layout Mode (2)
  - 3D Layout Mode (3).




## First things first ... setting the board origin

- Absolute origin (lower left corner)
- User-defined relative origin
  - Edit >> Origin >> Set




## Design transfer

- Design transfer
  - On Schematic file
    - Design >> Update PCB Document ...




## Design transfer



## Configuring the Display Layers

Design » Board Layers and Colors




## Configuring the Display Layers





- Electrical layers
   32 signal layers and 16 internal power plane layers.
- Mechanical layers
   32 general purpose mechanical layers, used for design tasks such as dimensions, fabrication details, assembly instructions, or special purpose tasks such as glue dot layers. These layers can be selectively included in print and Gerber output generation. They can also be paired, meaning that objects placed on one of the paired layers in the library editor, will flip to the other layer in the pair when the component is flipped to the bottom side of the board.
- Special layers
   these include the top and bottom silkscreen layers, the solder and
   paste mask layers, drill layers, the Keep-Out layer (used to define
   the electrical boundaries), the multilayer (used for multilayer pads
   and vias), the connection layer, DRC error layer, grid layers, hole
   layers, and other display-type layers.

#### Positioning components & routing



Place a plane on top for GND Place a plane bottom for Vs





## Handy shortcuts for routing


- Press \* on the numeric keypad while routing to cycle through the available signal layers. A via will automatically be added, in accordance with the applicable Routing Via Style design rule. Alternatively, use Ctrl+Shift+Roll shortcuts to move back and forth through the available signal layers.
- Shift+R to cycle through the enabled conflict resolution modes, including Push, Walkaround, Hug and Push, and Ignore. Enable the required modes in the PCB Editor - Interactive Routing page of the Preferences dialog.
- Shift+S to cycle single layer mode on and off, ideal when there are many objects on multiple layers.
- Spacebar to toggle the corner direction (for all but any angle mode).
- Shift+Spacebar to cycle through the various track corner modes.
  The styles are: any angle, 45°, 45° with arc, 90° and 90° with arc.
  There is an option to limit this to 45° and 90° in the PCB Editor Interactive Routing page of the Preferences dialog.

## Design Rules

#### Design >> Rules

Rule	Constrain	Query
Electrical, Clearance	Min clearance = 7mil	All
Routing, Width*	Min width = 7mils  Max width = 500mils  Preferred = 10mils	All
Routing, Width_IO	Min width = 7mils  Max width =500mils  Preferred =100mils	Advanced (Query) (InNet('V+') <b>OR</b> InNet('V-'))
Width_Vss	Min width = 7mils Max width =500mils Preferred =20mils	Net Vss

#### Custom Routing design rules




Rename to "Width IO"

Use 'Custom Query' to set"
Belongs to net V+
OR
Belongs to V-


Set rule execution priority

#### Auto route

- Tools » Un-Route » All
- Auto Route » All



 You can also set single layer routing




## PCB Design Best Practices

#### Best Practices: Estimating board size

- Before starting layout it is good to have an idea of the target size of the PCB board and all other relevant dimensions.
- It is very helpful to have the components at hand to plan the floor-plan.
- An old good trick of the trade is to print the PCB layout at a 1:1 scale, place the printout on a foam and stick on the through hole components.







## Best Practices: Floor planning

- Choose your units and set the grid
- Carefully plan the placement of components
  - Place analog and digital sections apart
  - Group components into 'functional blocks'
  - Place ICs in the same direction
  - Align ICs, resistors, labels, capacitors etc.
  - Place de-caps close by their ICs
  - Place Op-amp resistors near the Op-amp
  - Plan for mounting holes and heat sinks
- Aim for symmetry when possible
- Do use Design Rule check

## Best Practices: Routing strategy

- On two sided boards keep traces perpendicular as much as possible
- Avoid 90 degree bends in tracks (?) (reduced chances of acid traps)
- Keep traces a short as possible
- Always connect a trace to the center of the pad
- Use teardrops (Tools >> tear drops), and use vias to avoid lockout
- Do not place vias under SMD pads
- Layout first all critical traces e.g. CLK, diff pairs, controlled length
- Polygons as fills: Connect to GND (EMC), or do not leave 'dead copper'
- Rout nicely





✓ Via/TH Pad

[Ref 3]

An example of GOOD routing (Left) and BAD routing (Right)

## Best Practices: Labelling

- Always sign your design: add date, version, and name of board
- Label all relevant inputs and outputs
- Default sizes for comments and designators are 60mils x 10mils
- If you have silkscreen on both sides add a 'TOP' label to the top overlay.






#### Best Practices: Finishing touches

- Add mounting holes
- Run: Reports >> Board Information
  - Board specification → to confirm board size
  - Non-plated hole size
  - Plated hole size
- Using the hole size editor:
  - Minimize the total number of holes sizes
  - Verify that all vias are the same size (if possible)
- Verify that there are no unwanted leftovers on any Mechanical layer


#### Online resources

- Ten best practices of PCB design EDN Magazine, Edwin Robledo & Mark Toth
- 2. <u>Circuit Board Layout Techniques Texas</u> <u>Instruments, Chapter 17 of Op-amps for</u> <u>everyone</u>
- 3. PCB Design Tutorial David L. Jones



#### PCB Anatomy: Laminate

- Laminate (substrate)
  - Rigid board of insulating material
  - Available in different thicknesses & materials
  - Covered with copper foil or cladding
  - Provides structural support and insulation to circuit components
  - Most commonly used material type is FR4, 62-63mils (1.6mm) thick



Cu thickness measured in weight oz/ft<sup>2</sup>

 $\frac{1}{2}$  oz  $\rightarrow 0.7$ mils


1 oz  $\rightarrow$  1.4mils

2 oz  $\rightarrow$  2.8mils

 $1mil = 25\mu m$ 


Figure 1-2 A double-sided copper clad FR4 substrate.

## PCB Anatomy: Laminate



63

## PCB Anatomy: Layer Stack-up




Ref [B1] Figure 1-3 Cores and prepreg.






#### Design >> Layer Stack Manager ...



## PCB Anatomy: Traces / Tracks

- Copper traces are patterned either by:
  - Photolithography: requires photomasks
  - Laser: used to draw patterns on photoresist
  - Mechanical milling: Cu is removed to isolate the traces.
- Trace width and thickness determines:
  - Ampacity (current carrying capacity)
  - Characteristic impedance for RF designs
- Manufacturing limitations:
  - Minimum trace width and gap (e.g. 7/7)






Figure 1-11 Copper pad and trace after etching and resist stripping.





Figure 1-12 A mechanically milled trace.


## PCB Anatomy: Trace width



Use the following online trace width calculator:

#### PCB Anatomy: Vias

- Connection between layers is accomplished with via holes
- After the holes are drilled, their inner walls are plated
- Top and bottom traces are patterned after plating



Thermal relief is needed when connecting a via to a copper plane

Figure 1-13 Holes are drilled into the board and then copper plated. (a) A nonplated through-hole. (b) A plated through-hole.




Figure 1-15 A clearance area provides isolation between a plated hole and a plane.




Figure 1-14 A connection to a plane layer through a thermal relief.

## PCB Anatomy: Vias

- Types of via holes:
  - Plated and un-plated

through-hole, blind, buried





Figure 1-5 A built-up, multitechnology, PCB stack-up.

# Altium pad properties dialog

## PCB Anatomy: Holes

#### Holes can be:

- Vias, multi-layer pads, mounting holes, or cuts
- Plated or non plated






Table 8-2 Basic hole types

You must specify whether a hole is plated or non plated during the design process

Plating reduces hole size by 0.003"

## PCB Anatomy: Pads

- Pads: contact areas for soldering components, test points, and solder traps
- Pads can have any shape
- Single layer pads: Top/bottom layer, common for SMT, end launch connectors
- Multi-layer pads: for through hole components
- Footprints are a collection of pads




Figure 5-7 Footprint dimensions (typical convention).






Figure 5-12 Radial-leaded through-hole device. (a) Axial-leaded capacitor. (b) Layout axial footprint

## PCB Anatomy: Solder mask

- Solder mask or solder resist:
  - Thin polymer layer deposited on top and bottom layers
  - Protects outer layers from oxidation and prevents solder bridges
  - Allows for wave or reflow soldering of components
  - Holes are opened with photolithography wherever components will be soldered
  - Default color is green, but any other color is possible




**Illustration ML-14.** Apply solder resist. The specified resist (either dry film, liquid photoimageable, or screen printed) is applied to the surfaces of the PCB or panel.



**Illustration ML-15.** Solder coat. Solder (tin/lead) is applied to the exposed copper areas, and the excess solder is removed.

Source: Printed Circuit Board Basics: An Introduction to the PCB Industry, by: Michael Flatt

#### PCB Anatomy: Legend / Silkscreen / Overlay



- Legend or silkscreen:
  - Applied on top of the solder resist
  - Can be applied to one or both outer layers
  - Default color is white but any other color is possible

Tip: add (Top) and (Bottom)





Figure 1-16 Final layers are the soldermask (green) and silk screen (white).

#### PCB Anatomy: Surface finishing / thinning



There are different types of finishes, eg:

Solder coated + no solder mask

HASL (tin), ENIG (Nickel and Gold), Silver immersion

#### PCB Anatomy: Mechanical Layers

- Multi-purpose layers
- E.g. Altium supports 32 Mechanical layers: M1 ... M32
- Typically
  - M1 Board outline
  - M2 PCB manufacturing info
  - M11-M12 Top and bottom layer dimensions
  - M13 Top layer 3D models and mechanical outlines
  - M14 Bottom layer 3D models and mechanical outlines
  - M15 Top layer assembly information
  - M16 Bottom layer assembly information

## **PCB Basic Terminology**

- Laminate / Substrate
  - Material (FR4, Rogers)
  - Thickness (62-63mil, 16mm)
  - Prepeg, Core, Foil, Clad
  - Stack-up
- Traces / tracks
  - Width & gap
  - Ampacity
  - Characteristic impedance
- Vias & Hole
  - Types of vias
  - Plated vs non-plated holes
  - Thermal relief
  - Annular ring
- Pads
  - Multi-layer, single layer
  - Tear drop

- Components /Parts
  - Footprints
  - Symbols
  - Libraries
- Layers
  - Mechanical, board outline
  - Top metal, Bottom metal
  - Inner layers / Planes
  - Top / Bottom Solder Mask
  - Legend / Silkscreen / Top overlay
  - Top / Bottom pads
  - Multi-layer
- Surface Finish
  - HASL, ENIG
- Fabrication CAM files
  - Gerber, 274X
  - Excellon NC drill files