

# Altium I

#### (Circuit Design + Layout)

ELEC391 Spring 2018

# PCB Design support for ELEC391:

Altium 2016, 150 licenses

Lecture talks:

- Jan 22 Altium I (Circuit Design + Layout)
- Mar 12 Guest Lecture PCB Production
- Support & submission instructions posted <u>here</u>


Mechanical and PCB design support available 2hrs per lab session, rooms MCLD315,306


Tue & Thu : 09:00-11:00 / 12:00-14:00 / 16:00-18:00


# Contents

- PCB design flow
- How to install Altium Designer 2016
- Understanding Altium Designer
- Walk-through examples
- Instructions for elec391 fabrication submissions
- PCB design best practices
- Anatomy of a PCB


Credits: Unless explicitly stated all source material is from the Altium website and Altium training documents.  $_3$ 







# Same PCB:



# Altium Designer 2016 A complete product development system

System requirements (MS W7, W8, W10)



- Front-end design and capture
- Physical PCB design
- FPGA hardware design
- FPGA system implementation and debugging
- Embedded software
- development
- Mixed-signal circuit simulation
- Signal integrity analysis
- PCB manufacturing

# How to install Altium 2016

- Link to our download site: <u>https://download.ece.ubc.ca</u>
- Useful links: <u>http://www.ece.ubc.ca/~leos/pages/tools/altium.html</u>
- Create an account at Altium Live: <u>http://live.altium.com/#signin</u> (slow) email: <u>engservices@ece.ubc.ca</u> (fast)

Search

#### UBC Engineering — Electrical and Computer Engineering Electronic Software Distribution

ALTIUM DESIGNER

# Install .zip file

#### Enter search term Go Circuit Design Software ALTIUM DESIGNER 16 Admin External Links Groups File Size Altium Software README.html README Altium Designer Eligibility AltiumDesigner16Setup.exe 10.4 MB | Windows installer (requires EULA.pdf 56.2 KB End-User License Agreeme History Summer 09 Release OfflineSetupAD16 1 9.zip 3 GB Windows installer Previous Downloads 10 2014 Accepted Licenses 16 Help Login Eligibility ISO Files 3

#### USING THE ECE LICENSE SERVER

The ECE license server for Altium is accessible only from the UBC network. Before starting Altium, you should be connected by one of the following means:

- A wired connection on the ECE network
- A wired connection on UBC ResNet
- A wireless connection at the UBC Vancouver campus on the ubcprivate, ubcsecure, or ubc network (ubcvisitor and eduroam are not sufficient)
- A myVPN connection to the UBC Vancouver network
- A myVPN connection to the ece.prof pool


Start Altium, and from your "My Account" page, click on "Setup private license server". Enter:

	,	4
Server name:		
Server port:	See file: README.html	
Secondary server name:		
Server port:		

Select the new license that appears and click on "Use". You may as well also delete any old, expired licenses that are also showing.

## To set license server

🍂 Altium Designer (16.1) - Workgroup [Workspace1.DsnWrk] - DXP://Extensions?Updates - Free Documents.



#### As per README.html file


#### Connecting to the Altium Vault

🟠 Stream								
Start Wo	orkspace Do	cumentation	Altium Vault	Admin				
Vault								
Stream L	Jsers Roles	Vault						
		You a	re not	connec	ted to any	v Vaul	t Server.	
		To connect	to a Vault, go	to DXP Prefere	nces - Data Manager	nent - Vault	s settings.	
		To learn mo	re about des	ign data manag	ement, please visit ht	tp://live.altiu	im.com/#vaults	
references		d Preferenc		nce you are signed in sim	ply enable your cloud preference	s. Die an	e cloud preferences	
Ve	m Management ersion Control esign Repositories		Data Manageme	nt – Vaults				
Va		A vau	It stores structured	and revisioned data that	is characterized by lifecycle states		More Information	
Fi	ackup ile Locking ocal History	Nam Altiu		Description Altium Content Vault	Address http://vault.live.altium.com	Status	Enab	
	emplates nstalled Libraries							

# **Understanding Altium**

- DXP (Design explorer): Unified platform
- Collaborative environment (corporate tool):
  - Multiple users, some with dedicated tasks
  - Design team incremental changes day-by-day
  - Built-in version control (SVN subversion or CVS concurrent versions system
  - Design repositories / Vaults (accessible by multiple users with different credentials
- Cloud oriented support:
  - Save preferences online
  - <u>http://live.altium.com/</u> (forum, design content, blog)

#### **Altium Design Environment**



# **Recommended basic panels**

Altium Designer (16.1) - Free Documents X 0 🏠 🔄 DXP File View Project Window Help Projects Libraries • # × • Д х Libraries... Search... Workspace1.DsnWrk • Workspace Miscellaneous Devices.IntLib [Footprint View] ~ ~ Project - ا 😓 🗞 Files O Structure Name Library Description 0402 Miscellaneo Chip Capacitor, Body 1.( 0402-A Miscellaneo Chip Inductor, Body 1.0: Miscellaneo Chip Inductor, Body 0.6: 12Z-2010 Miscellaneo Chip Resistor, Body 5.0x Libraries 14-1210 Miscellaneo Chip Resistor, Body 3.2x 1608[0603] Miscellaneo Chip Capacitor, Body 1.6 Projects 1812 Miscellaneo Chip Capacitor, Body 4.5 1825 Miscellaneo Chip Capacitor, Body 4.5 ·2029 Miscellaneo Chip Inductor, Body 2.0: Miscellaneo Chip Capacitor, Body 5.7 2220 -3.2X1.6X1.1 Miscellaneo SMT LED: 2 Flat Leads ~ 3.5X2.8X1.9 Miscellaneo SM LED; 2 C-Bend Leads 369.03 Miscellaneo TO, Thru Hole, Vertical 1 177 items Messages Projects Vaults Messages • # × System Design Compiler Instruments Shortcuts >>

For more help working with panels read this

# **Understanding Altium**

(Basics for the single user)


# Don't forget ;

- Use Keyboard shortcuts <Shift + F1> while running a command
- <Esc> or Right Click to exit a command
- Save documents to see some changes take effect

# Understanding Altium

(Basics for the single user)

- Projects (project panel, active project)
- Workspace Panels (system-wide, editor-specific)
- Editors:
  - Schematic
    - Symbol editor
  - PCB layout
    - Footprint editor
    - CAM files (CAMtastic panel)
- Components and Libraries



# Altium Projects

- Project: collection of design documents
  - -1 Project = 1 implementation
  - It stores links to all source documents
    - relative reference: same drive
    - absolute reference: different drive
  - It creates links to all output documents
  - Saves project options
- Create a PCB\_Project, Save as: new name (does not move the file creates a copy)
- The active project is highlighted
- Add/Remove documents to/from a project

# Altium Projects: types

- PCB Project (\*.PrjPcb)
  - Schematic, libraries, PCB layout
- FPGA Project (\*.PrjFpg)
- Embedded Project (\*.PrjEmb)
- Core Project (\*.PrjCor)
- Integrated Library (\*.LibPkg) & (\*.IntLib)
- Scritpt Project (\*.PrjScr)


#### **Component, Model and Library Concepts**


- Component representations:
  - Schematic <u>symbol</u>
  - PCB footprint


\*TNPUT\_STAGE\*

- SPICE model definitions
- Signal integrity description
- 3D graphical description

IOS 2 1 25.0P \*^Input offset current CI1 1 0 3P CI2 2 0 3P R1 1 3 1E12 R2 3 2 1E12 I1 99 4 1.0M J1 5 2 4 JX J2 6 7 4 JX R3 5 50 650 R4 6 50 650 \*Fp2=28 MHZ







#### Component, Model and Library Concepts

- Domains = Different phases of design
  - Schematic capture
  - PCB layout (2D / 3D)
  - SPICE simulation
  - Signal integrity analysis


Different component representations


 A unified component is a container with links to all domain models + parametric information

### Libraries = collection of components

- Collection of components, models or both
- Model Libraries (\*.MDL, \*.CKT, \*.PCBLib)
  - Simulation models are one file per model
- Schematic Libraries (\*SchLib)
  - Symbol and a link to a model library
- Integrated Libraries (\*.IntLib)
  - Symbol, footprint and other models are compiled into a single portable file

Project: part of and available only to the active project and its documents You have to keep track of where these are if you move the project files Installed: All installed libraries. Components are available to all open projects and list is persistent across design sessions






# Obtaining integrated libraries

1. Frozen (legacy) libraries: from here


you can install anywhere but it is a good idea to make a subfolder under:

C:\Users\Public\Public Documents\Altium\AD16\Library or a cloud storage service if you work from more than one PC

2. AltiumLive website: <u>Resources / Design Content</u>




# **Altium Vault**




Altium's cloud library (repository of models) Also includes real-time supply chain information

ıgin=Search&SavedSearchGUID=&GenericFil •	• 🗔 🗊 🜊 CD4017
	م ب
Search Result [No description]	Place < >
Drag a column header here to group by that column	
Item	☑ S. ☑ Description ☑ C ☑ N.☑ C ☑
Item CMP-1619-00769-2	♥         S. ♥         Description         ♥         C ♥         N.♥         C ♥           R         CMOS Hex D-Type Flip         C         U
CMP-1619-00769-2	R CMOS Hex D-Type Flip C U
CMP-1619-00769-2 CMP-1623-00343-2	R         CMOS Hex D-Type Flip         U           R         CMOS Decade Counte         U
<ul> <li>CMP-1619-00769-2</li> <li>CMP-1623-00343-2</li> <li>CMP-1623-00071-2</li> </ul>	R         CMOS Hex D-Type Flip         U           R         CMOS Decade Counte         U           R         CMOS Decade Counte         U
<ul> <li>CMP-1619-00769-2</li> <li>CMP-1623-00343-2</li> <li>CMP-1623-00071-2</li> <li>CMP-1623-00072-2</li> </ul>	R         CMOS Hex D-Type Flip         U           R         CMOS Decade Counte         U
<ul> <li>CMP-1619-00769-2</li> <li>CMP-1623-00343-2</li> <li>CMP-1623-00071-2</li> <li>CMP-1623-00072-2</li> <li>CMP-1619-00102-2</li> </ul>	R         CMOS Hex D-Type Flip         U           R         CMOS Decade Counte         U           R         CMOS Hex D-Type Flip         U

# Learning to use Altium







Best training material is on the Altium website It is updated, but beware that menus and options slightly change between versions

# Walk-through examples

L298 Motor Driver Board (by Matt Winship) Encoder Wheel (by Rob Hais)




L298\_Motor\_Driver\_Board\_Datasheet.pdf



Encoder Layout Tutorial.pdf

### LM298 Motor Driver Board Schematic



## LM298 Motor Driver Board Schematic

- 1. Load libraries
- 2. Draw the schematic Set electrical type for connector pins
- Compile Project:
   Project → Project Options
- 4. Place no ERC labels if necessary Modify connection matrix with caution


# Wiring Tips

- Left-click or <Enter> to anchor the wire at the cursor position.
- <Backspace> ( $\leftarrow$ ) to remove the last anchor point.
- <Spacebar> to toggle the direction of the corner.
- <Shift+Spacebar> to cycle through all possible corner modes.
- Right-click or <Esc> to exit wire placement mode.
- To graphically edit the shape of a wire, Click once to select it first, then Click and hold on a segment or vertex to move it.
- Whenever a wire crosses the connection point of a component, or is terminated on another wire, a junction will automatically be created.
- A wire that crosses the end of a pin will connect to that pin, even if you delete the junction.
- To move a placed component and drag connected wires with it, hold down the Ctrl key while moving the component, or select Move » Drag.

## LM298 Motor Driver Board Layout

Board Layout

- Size 1.2" x 2"
- 2 layers
- Mounting holes
- Thick traces for Vand V+
- Power planes for Vs and GND




# 2 starting points for PCB design

- 1. From a companion schematic package
  - Prepare project schematics
  - Import schematic design
  - Component footprints are added automatically
  - Connectivity is indicated with rats nests
  - Net names are imported from the schematic
- 2. Directly from the PCB editor
  - You need to select and place manually each component footprint from a library
  - No rats nest connectivity
  - You must assign nets manually (at least GND)

# Creating a New Board from a template

Files	<b>▼</b> ╄ ×
Open a document	۲
BOARD 1.pcbdoc	
🕮 PCB_design_guide_v8 (1).PcbDoc	
🕮 PCB_design_guide_v9.PcbDoc	
🕮 PCB_design_guide_v7.PcbDoc	
🕮 PCB_design_guide_v8.PcbDoc	
More Recent Documents	
🚰 More Documents	
Open a project	*
New	۲
New from existing file	۲
🕌 Choose Document	
🕌 Choose Project	
New from template	۲
E PCB Templates	_
🔚 Schematic Templates	
💼 PCB Projects	

- Files Panel:
  - New from template
  - select the A4.PcbDoc template
  - Save as ... same name and directory as SchDoc file



# Adding PCB file to project

• Make the PCB board part of the project


Projects	<b>▼</b> # ×	Projects	▼ # ×	Projects	<b>▼</b> #>	
Workspace1.DsnWrk 👻	Workspace	Workspace1.DsnWrk 👻	Workspace	Workspace1.DsnWrk 👻	Workspace	
	Project		Project	Multivibrator.PrjPcb	Project	
File View      Structure Editor	• ڬ 🔹	File View      Structure Editor	• 📦 👻	File View      Structure Editor	• 🖌 😸	
Multivibrator.PrjPcb     Source Documents		Multivibrator.PrjPcb		Multivibrator.PrjPcb *     Source Documents	6	
Multivibrator.SchDoc	D	Multivibrator.SchDoc	6	Multivibrator.SchDoc		
E Free Documents		E 🔛 Free Documents		PCB1.PcbDoc *		
🗆 🚞 Source Documents	in the second second	🗆 📟 Source Documents		the second s		
PCB1.PcbDoc *	6	PCB1.PcbDoc *	8			

- Rename the file
- Save the PcBDoc file and the project

# First things first ... choosing working units


#### • Imperial (inches)

- 1/1000<sup>th</sup> of an inch = 1 mil = 1thou
- 100mils (0.1") is a common dimension



#### • Metric (mm)


- 1 mm ≠ 1mil !
- Common unit in SM parts



- Remember: 100mils = 2.54mm
- To switch units in Altium Press <Q>

# First things first ... setting the snap grid

• PCBs are grid based objects




#### Unified Cursor-Snap System

 Selecting a suitable snap grid:
 - <Ctrl>+<G>

- Start with a coarse grid to define board size


### First things first ... redefining the board shape


- Viewing modes:
  - Board Planning Mode (1)
    - Design » Edit Board Shape (resize to 1.5" x 1.5")
    - Design >> Move Board Shape (Relocate the origin)
  - 2D Layout Mode (2)
  - 3D Layout Mode (3).



### First things first ... setting the board origin

- Absolute origin (lower left corner)
- User-defined relative origin
  - Edit >> Origin >> Set






## Design transfer

- Design transfer
  - On Schematic file
    - Design >> Update PCB Document ...

			Engi	neering Change Order			×
Modi	ifications				Status		
E	🗸 Action	Affected Obj		Affected Document	Check	Done	Message
-	Add Compor	nents					
	✓ Add	📑 C1	То	■ Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 C2	То	II對 Multivibrator.PcbDoc	Sec.		
	✓ Add	归 Q1	То	II對 Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 Q2	То	II對 Multivibrator.PcbDoc	Sec.		
	Add	📑 R1	То	III Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 R2	То	🕮 Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 R3	То	🕮 Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 R4	То	🕮 Multivibrator.PcbDoc	Sec.		
	✓ Add	📑 Y1	То	🕮 Multivibrator.PcbDoc	Sec.		
-	Add Nets(6)						
	✓ Add	🔁 12V	То	🕮 Multivibrator.PcbDoc	Image: A start of the start		
	✓ Add	🔁 GND	То	🕮 Multivibrator.PcbDoc			
	✓ Add	🚬 NetC1_1	То	🕮 Multivibrator.PcbDoc			
	✓ Add	🚬 NetC1_2	То	🕮 Multivibrator.PcbDoc	<b>a</b>	<b>2</b>	
	✓ Add	RetC2_1	То	🕮 Multivibrator.PcbDoc	<b>2</b>	- 20	
	✓ Add	RetC2_2	То	🕮 Multivibrator.PcbDoc	<b>2</b>	- 20	
Vali	idate Changes	ixecute Changes	<u>R</u> eport	Changes Only Show Errors		[	Close

## Design transfer



## Configuring the Display Layers

#### • Design » Board Layers and Colors

w Configurations														
Select PCB View Configuratio	n	Board	Layers And Co	lors Show / Hi	de Vie	ew Options Transpar	ency							
Name	Kind													
Altium Standard 2D Altium Transparent 2D	2D simple 2D simple		hal Layers (S) Layer (T)	Color Sh	✓	Internal Planes (P)	Color Show	w	Mechanical Layers(M)	Color	Show	Enable	Single Layer	Linked To Sheet
Tutorial	2D simple	Bott	om Layer (B)		✓								Mode	
Altium 3D Black	3D								lechanical 1		<ul><li>✓</li></ul>	✓		
Altium 3D Blue	3D								Aechanical 13			<b>v</b>		
Altium 3D Brown	3D								Aechanical 15			<b>v</b>		
Altium 3D Color By Layer	3D							N	lechanical 16		•	•		
Altium 3D Dk Green	3D													
Altium 3D Lt Green	3D													
Altium 3D Red	3D													
Altium 3D White	3D													
	50													
Path						_		_	_					
C:\Users\robertor\AppData\Roaming\Altium\Altiu m Designer {24F8ECA1-33DC-412A-808C-0336F88BC8A6}\View		0 🔽 🗸	nly show layer	s in layer stack		Only show planes	in layer stac	~	Only show enab	led mecha	nical Lay	er		
			n All Off U			All On All Off U			ll On All Off U	Jsed On				
Configurations\Altium Standa		Mas	k Layers (A)	Color Sho	w	Other Layers (O)	Color Sho		ystem Colors (Y)				Colo	r Show
2D.config_2dsimple			Paste			Drill Guide			efault Color for N	ew Nets				~
Explore Folder		Bott	om Paste			Keep-Out Layer			RC Error Markers					✓
Description		Top	Solder		✓	Drill Drawing			elections					1
-		Bott	om Solder		✓	Multi-Layer		<ul> <li>D</li> </ul>	RC Detail Markers					✓
Altium Standard 2D								D	efault Grid Color	- Small				✓
								D	efault Grid Color	- Large				✓
		All O	n All Off l	Used On		All On All Off U	ed On	P	ad Holes					✓
								V	'ia Holes					✓
								т	op Pad Master					
								В	ottom Pad Master					
Actions								H	lighlight Color					\$
								В	loard Line Color					×
Create new view configuratio	n		screen Layers (K	.) Color Sh				В	oard Area Color					v*
Save view configuration			Overlay (E)		✓			S	heet Line Color					$\checkmark$
		Bott	om Overlay (R)		✓			S	heet Area Color					1
Save As view configuration								v	Vorkspace Start Co	lor				~
		All O	n All Off U	Used On				v	Vorkspace End Co	lor				×
Load view configuration								А	ll On All Off U	Jsed On				
Rename view configuration														
Remove view configuration		All L	ayers On	All Layers	Off	Used Layers	On S	Selected	Layers On	Select	ed Layer	s Off	Cle	ar All Layers
				-		_								
2D Color Profiles Layer	Pairs										OK		Cancel	Apply

## **Configuring the Display Layers**


📕 🕒 S 📕 Top Layer 📕 Bottom Layer 📕 Mechanical 1 📕 Mechanical 4 📕 Mechanical 13 📕 Mechanical 15 📕 Mechanical 16 📃 Top Overlay 📕 Bottom Over 🦘

- Electrical layers 32 signal layers and 16 internal power plane layers.
- Mechanical layers
   32 general purpose mechanical layers, used for design tasks such as dimensions, fabrication details, assembly instructions, or special purpose tasks such as glue dot layers. These layers can be selectively included in print and Gerber output generation. They can also be paired, meaning that objects placed on one of the paired layers in the library editor, will flip to the other layer in the pair when the component is flipped to the bottom side of the board.


#### • Special layers

these include the top and bottom silkscreen layers, the solder and paste mask layers, drill layers, the Keep-Out layer (used to define the electrical boundaries), the multilayer (used for multilayer pads and vias), the connection layer, DRC error layer, grid layers, hole layers, and other display-type layers.

### Positioning components & routing



Place a plane on top for GND Place a plane bottom for Vs



## Handy shortcuts for routing

- Press \* on the numeric keypad while routing to cycle through the available signal layers. A via will automatically be added, in accordance with the applicable Routing Via Style design rule. Alternatively, use Ctrl+Shift+Roll shortcuts to move back and forth through the available signal layers.
- Shift+R to cycle through the enabled conflict resolution modes, including Push, Walkaround, Hug and Push, and Ignore. Enable the required modes in the PCB Editor Interactive Routing page of the *Preferences* dialog.
- **Shift+S** to cycle single layer mode on and off, ideal when there are many objects on multiple layers.
- **Spacebar** to toggle the corner direction (for all but any angle mode).
- Shift+Spacebar to cycle through the various track corner modes. The styles are: any angle, 45°, 45° with arc, 90° and 90° with arc. There is an option to limit this to 45° and 90° in the PCB Editor -Interactive Routing page of the *Preferences* dialog.

## **Design Rules**

• Design >> Rules

Rule	Constrain	Query
Electrical, Clearance	Min clearance = 7mil	All
Routing, Width*	Min width = 7mils Max width = 500mils Preferred = 10mils	All
Routing, Width_IO	Min width = 7mils Max width =500mils Preferred =100mils	Advanced (Query) (InNet('V+') <b>OR</b> InNet('V-'))
Width_Vss	Min width = 7mils Max width =500mils Preferred =20mils	Net Vss

#### **Custom Routing design rules**


💐 PCB Rules and Constraints Editor [mil]					? ×
	Name Width_1 Comment [ Where The Object Matches All ~ Constraints			Unique ID EWBDPXHU	Test Queries
	le rred Width 10mil mil Max Width 10mil ule ules	<ul> <li>Check Tracks/Arcs Min/Max Width Individually</li> <li>Check Min/Max Width for Physically Connected Copper (tracks, arcs, fills, pads &amp; vias)</li> <li>Characteristic Impedance Driven Width</li> <li>Layers in layerstack only</li> </ul>			
Testpoint     Manufacturing     Minimum Annular Ring     Winimum Annular Ring     Winimum Annular Ring     Winimum Annular Ring     Winimum Solder Associated and the second and the	Attributes on Layer       Min Width     Preferred Size       10mil     10mil       10mil     10mil	Layer Stack Reference Max Width Name 10mil Top Layer 10mil Bottom Layer	11ndex 32 33	Absolute Layer Name TopLayer BottomLayer	Index A 1 32
Image: Placement       Imag	Default Rules			OK Cancel	Apply

Rename to "Width\_IO'


Use 'Custom Query' to set" Belongs to net V+ OR Belongs to V- Set rule execution priority


### Auto route

- Tools » Un-Route » All
- Auto Route » All



 You can also set single layer routing





### **Submission Instructions**

- No limits to PCB submissions (7 deadlines)
- Cost: \$25 + \$10/ sq-in, from project budget
- Submission dates:

Midnight, Mondays Jan 29, Feb 5-12-26, Mar 5-12-19 we will check submissions and accept fixes until 5PM the following Tuesday

Turn around: 5-6 business days

						Sa	
-	Μ	Т	W	Th	F	Sa	S

- Work within the given guidelines
- Verify PCB layout and design prior to design submission
- Submissions will be rejected if guidelines are not followed

#### Panelized designs from elec391 Spring 2016

(CAL)

......

<u>6648</u>

We will panelize your designs to speed up

fabrication and reduce costs

of the second se

man man man man man

600 <sup>10</sup>

-

eu aut

### **Submission Instructions**

- You can send several different boards per submission.
- You can request several copies of each but that increases your area.
- Email pcb@ece.ubc.ca
   Subject: [PCB] ELEC391, Group #, submission#
- Attach: Zipped file with your PCB Project file (\*.PrjPcb) and all associated files, also include the latest DRC report. (make sure all files are under the same directory)

Body: Total number of boards to fabricate: Name of boards to fabricate and number of copies for each

## **Design constrains**

#### 1) Layers:

- 1) Maximum number of electrical layers = 2
- Bottom overlay (PCB underside text) will not be manufactured please use "bottom layer" for bottom text
- 2) Try to minimize the size of your PCB Components can be placed side by side (recommend 50-100 mil IC's separation for most cases
- 3) Do not forget to:

Add your group number on the top overlay – make it visible Draw a board outline on Mechanical 1 if several boards in a single file, draw a board outline for each (min spacing from edge of board for any feature is 10mils)

## **Design constrains**

# 4) Use latest version of course component library available <u>here</u>


http://www.ece.ubc.ca/~eng-services/files/courses/elec391-spring2018/pcb-design/

5) Using other libraries If you do, make sure parts will pass Design-Rule-Checking These two Altium libraries contain useful parts: -Miscellaneous Devices.IntLib -Miscellaneous Connectors.IntLib

6) Install provided Design-Rules file - please do not modify base rules, but you can add custom routing rules.

Submissions that do not pass DRC will be rejected

## **Rules and Checks**




Rules – design rules

- DRC file available <u>here</u>: http://www.ece.ubc.ca/~eng-services/files/courses/elec391-spring2018/pcb-design/
- Download and save as ".RUL" file
- On your PCB design select: Design >> Rules
- On the 'PCB Rules and Constrains Editor', Right click anywhere on the left column
  - Select: Import Rules
  - Select all rules in window (using shift and mouse)
     → OK
  - Browse to select .RUL file
  - Clear existing rules prior to import?  $\rightarrow$  NO

## Rules - design rules

- Component clearance and (electrical) clearance:
  - Minimum distance = 7 mil
- (Routing) width:
  - Minimum trace width = 7 mil
- Annular ring size:
  - Minimum annular ring size = 7 mil
  - Minimum annular ring size for vias = 5 mil
  - Board outline clearance: 10mils
  - Limited set of allowed hole sizes






• Pre-selected hole and drill sizes: non-plated vs. plated sizes

Drill Number Set	Drill Size	Finishe d Size	Approximate Use			
#76	.020"	.017"	via holes			
#70	.028"	.025"	via holes, fine lead devices such as trim pots etc.			
#65	.035"	.032"	IC's, 1/4 watt resistors, small diodes, ripple caps etc.			
#62	.038"	.035"	Square posted pins that measure .025" on the flat.			
#58	.042"	.039"	TO-220 packages, IDC type square posted headers, 1/2 watt resistors, 1N9000 series diodes, IC chip carriers, etc.			
#55	.052"	.049"	larger connectors, transformer leads, etc.			
#53	.060"	.057"	similar to .052" above			
#44	.086"	.083"	TO-220 mounting holes, screw holes, general mounting			
1/8 in.	.125"	.122"	mounting holes			
#24	.152"	.149"	mounting holes			

PCB Hole Size Editor




## **PCB Design Best Practices**

### Best Practices: Estimating board size

- Before starting layout it is good to have an idea of the target size of the PCB board and all other relevant dimensions.
- It is very helpful to have the components at hand to plan the floor-plan.
- An old good trick of the trade is to print the PCB layout at a 1:1 scale, place the printout on a foam and stick on the through hole components.







# Best Practices: Floor planning


- Choose your units and set the grid
  Carefully plan the placement of components
  - Place analog and digital sections apart
  - Group components into 'functional blocks'
    - Place ICs in the same direction
    - Align ICs, resistors, labels, capacitors etc.
    - Place de-caps close by their ICs
    - Place Op-amp resistors near the Op-amp
    - Plan for mounting holes and heat sinks
- Aim for symmetry when possible
  Do use Design Rule check


Background: Apple Macintosh PCB from http://www.digibarn.com/collections

## **Best Practices: Routing strategy**

- On two sided boards keep traces perpendicular as much as possible
- Avoid 90 degree bends in tracks (?) (reduced chances of acid traps)
- Keep traces a short as possible
- Always connect a trace to the center of the pad
- Use teardrops (Tools >> tear drops), and use vias to avoid lockout
- Do not place vias under SMD pads
- Layout first all critical traces
   e.g. CLK, diff pairs, controlled length
- Polygons as fills: Connect to GND (EMC), or do not leave 'dead copper' —
- Rout nicely

[Ref 3]









Via/TH Pad

## **Best Practices: Labelling**

- Always sign your design: add date, version, and name of board
- Label all relevant inputs and outputs
- Default sizes for comments and designators are 60mils x 10mils







## **Best Practices: Finishing touches**

- Add mounting holes
- Run: Reports >> Board Information
  - Board specification  $\rightarrow$  to confirm board size
  - Non-plated hole size
  - Plated hole size
- Using the hole size editor:
  - Minimize the total number of holes sizes
  - Verify that all vias are the same size (if possible)
- Verify that there are no unwanted leftovers on any Mechanical layer

## **Online resources**

- 1. <u>Ten best practices of PCB design EDN</u> <u>Magazine, Edwin Robledo & Mark Toth</u>
- 2. <u>Circuit Board Layout Techniques Texas</u> Instruments, Chapter 17 of Op-amps for everyone
- 3. <u>PCB Design Tutorial David L. Jones</u>

# Anatomy of a PCB

#### Ref [B1]

## PCB Anatomy: Substrate

- Substrate (laminate)
  - Rigid board of insulating material
  - Provides structural support to the circuit components
  - Most commonly used material type is FR4, 62-63mils thick
  - Laminates are available in different thicknesses





Figure 1-2 A double-sided copper clad FR4 substrate.





Cu thickness measured in weight  $oz/ft^2$   $\frac{1}{2}$  oz  $\rightarrow 0.7$ mils 1 oz  $\rightarrow 1.4$ mils 2 oz  $\rightarrow 2.8$ mils 1 mil = 25µm

## PCB Anatomy: Layer Stackup

Design >> Layer Stack Manager ...

Save Load Presets	▼ 3D			9	<b>*</b>	🖺 🛛 Layer Pairs	×
	Layer Name	Туре	Material	Thickness (mil)	Dielectric Material	Dielectric Constant	Pullback (mi
	Top Overlay	Overlay					
	Top Solder	Solder Mask/Co	Surface Material	0.4	Solder Resist	3.5	
	Top Layer	Signal	Copper	1.4			
	Dielectric1	Dielectric	None	62	FR-4	4.8	
	Bottom Layer	Signal	Copper	1.4			
	Bottom Solder	Solder Mask/Co	Surface Material	0.4	Solder Resist	3.5	
	Bottom Overlay	Overlay					
	<						
				Move Down	Drill Pairs	Impedance Ca	

## PCB Anatomy: Traces / Tracks

- Copper traces are patterned either by:
  - Photolithography: requires photomasks
  - Laser: used to draw patterns on photoresist
  - Mechanical milling: Cu is removed to isolate the traces.
- Trace width and thickness determines:
  - Ampacity (current carrying capacity)
  - Characteristic impedance for RF designs
- Practical limitations:
  - Minimum trace width and gap




Figure 1-11 Copper pad and trace after etching and resist stripping.

Negative view: Copper planes, Drill holes, Solder Masks



Figure 1-18 Copper in a plane layer (negative view without drill info). (a) Copper plane with thermal relief. (b) Negative view in Layout.





Figure 1-12 A mechanically milled trace.

### PCB Anatomy: Trace width



Use the following online trace width calculator: http://circuitcalculator.com/wordpress/2006/01/31/pcb-trace-width-calculator

## **PCB** Anatomy: Vias

- Connection between layers is accomplished with via holes
- After the holes are drilled, their inner walls are plated
- Top and bottom traces are patterned after plating






Figure 1-13 Holes are drilled into the board and then copper plated. (a) A nonplated through-hole. (b) A plated through-hole.



Ref [B1]

Thermal relief is needed when connecting a via to a copper plane






Figure 1-14 A connection to a plane layer through a thermal relief.

71

## **PCB** Anatomy: Vias

- Types of via holes:
  - Plated and un-plated

#### through-hole, blind, buried






Figure 1-5 A built-up, multitechnology, PCB stack-up.

## **PCB** Anatomy: Holes



## PCB Anatomy: Pads

- Pads: contact areas for soldering components, test points, and solder traps
- Pads can have any shape
- Single layer pads: Top/bottom layer, common for SMT, end launch connectors
- Multi-layer pads: for through hole components
- Footprints are a collection of pads







Figure 5-7 Footprint dimensions (typical convention).


Figure 5-12 Radial-leaded through-hole device. (a) Axial-leaded capacitor. (b) Layout axial footprint

## PCB Anatomy: Solder mask

- Solder mask or solder resist:
  - Thin polymer layer deposited on top and bottom layers
  - Protects outer layers from oxidation and prevents solder bridges
  - Allows for wave or reflow soldering of components
  - Holes are opened with photolithography wherever components will be soldered
  - Default color is green, but any other color is possible



**Illustration ML-14.** Apply solder resist. The specified resist (either dry film, liquid photoimageable, or screen printed) is applied to the surfaces of the PCB or panel.




**Illustration ML-15.** Solder coat. Solder (tin/lead) is applied to the exposed copper areas, and the excess solder is removed.

Source: Printed Circuit Board Basics: An Introduction to the PCB Industry, by: Michael Flatt

#### Ref [B1]

#### PCB Anatomy: Legend / Silkscreen / Overlay



- Legend or silkscreen:
  - Applied on top of the solder resist
  - Can be applied to one or both outer layers
  - Default color is white but any other color is possible

#### Tip: add (Top) and (Bottom)





Figure 1-16 Final layers are the soldermask (green) and silk screen (white).

### PCB Anatomy: Solder coat / thinning



#### Solder coated + no solder mask

## PCB Anatomy: Mechanical Layers

- Multi-purpose layers
- E.g. Altium supports 32 Mechanical layers: M1 ... M32
- Typically
  - M1 Board outline
  - M2 PCB manufacturing info
  - M11-M12 Top and bottom layer dimensions
  - M13 Top layer 3D models and mechanical outlines
  - M14 Bottom layer 3D models and mechanical outlines
  - M15 Top layer assembly information
  - M16 Bottom layer assembly information