

Solutions to Assignment 2

Question 1

1. For the example BCIT ID (A00123456) the test value is $0 + 0 + 1 + 2 + 3 + 4 + 5 + 6 = 21_{10} = 2' b0001_0101$.
2. The sequence of logic levels (0 and 1) to be transmitted are: idle=1, start bit=0, data=1010 1000, and stop bit=1.
3. The source code for the System Verilog testbench is shown below.
4. The screen capture of your console output showing the “passed” or “failed” result output is:

```
VSIM 4> run -a\n# passed: data= 21\n# ** Note: $stop    : C:/\n#     Time: 96330 ns  Iter
```

5. A screen capture of the simulation waveforms is shown in Figure 1.

```
// asg2tb.sv - UART receiver testbench\n// Ed Casas 2018-3-14\n// ELEX 7660 201810 Assignment 2\n\nmodule testbench ;\n\n    logic clk_50m, rxclk_en, txclk_en,\n          rx, rdy, rdy_clr ;\n    logic [7:0] data ;\n\n    baud_rate_gen b0 (.*) ;\n    receiver r0 (.clken(rxclk_en),.*) ;\n\n    int testvalue = 21 ;\n\n    initial begin\n        $dumpfile("asg2.vcd") ;\n        $dumpvars ;\n        // reset\n        rx = 1 ;\n        rdy_clr = 1 ;\n        repeat(2) @(posedge clk_50m) ;\n        rdy_clr = 0 ;\n\n        // serial waveform\n        rx = 1 ; #8.7us ; // idle\n        rx = 0 ; #8.7us ; // start bit\n        for ( int i=0 ; i<8 ; i++ ) begin\n            rx = ( testvalue & (1<<i) ) ? 1 : 0 ;\n            #8.7us ;\n        end\n        rx = 1 ; #8.7us ; // stop bit\n\n        // check results\n        wait(rdy) ;\n\n        if ( data != testvalue )\n            $display("failed: data=%d", data) ;\n        else\n            $display("passed: data=%d", data) ;\n\n        #8.7us ;\n\n        $stop ;\n    end\n\n    // clock\n    initial begin\n        clk_50m = 0 ;\n        forever\n            #10ns clk_50m = ~clk_50m ;\n    end\n\nendmodule
```




Figure 1: Sample simulation waveforms.