State Machine Design

Exercise 1: Which signal in the above diagrams indicates the current state?

Exercise 2: The link below shows a game. List the top-level game states. Decompose each of these into multiple states. Repeat.



Exercise 3: If we used 8-bits of state information, how many states could be represented? What if we used 8 bits of state but used a "one-hot encoding"?

bindry:
$$2^{e} = 256$$

one-hat 8
 $e_{num} x = \{3^{o}, 51, P, x\}$
 $\begin{cases} so=8'b1, s1=8'b^{10}, \cdots, \} \\ f & 0 & 0 \\ \hline f & 0 & 0 \\ \hline$

Exercise 4: Draw the state transition diagram.



Exercise 5: Draw the state transition diagram. Make a table showing the possible output values. What type of state encoding would be most appropriate?



•

Exercise 6: Write the output encodings for a 2-bit Gray-coded counter.



Exercise 7: A state machine has two inputs (A and B) with overlapping pulses. Design a state machine that detects when the rising edge of A happens before the rising edge of B.





Exercise 8: Which of the above state machines could you use in your project?

Exercise 9: Write the tabular description of a resetable 2-bit counter with demultiplexed outputs (only one of the four outputs is true at any time). You can assume the counter will always be reset before being used. How does this counter compare to the previous one in terms of number of flip-flops and the complexity of the combinational logic?

Exercise 10: Draw the state transition diagram.