

$y = a \wedge b ;$





$y = a < b ;$

$y = y + 1;$

$a, b \text{ log'}$


n

n



$y = a[3] ;$


$y = a[3] ? 4 : a[2] ? 3 : a[1] ? 2 :$
 $a[0] ? 1 : 0;$




$y = \text{table}[x] ;$

logic $[3:0]$ table $[5:0];$



with



number of bits



64



case(x)

1: $y = \underline{\hspace{2cm}}$;

2:

3:





case z(y)

array \rightarrow ROMcase \rightarrow N-muxif/else \rightarrow 2-way mux

```
if (y < b)
z = y+1;
else
z = y-1;
```

```
always@(posedge clk)
y <= a;
```

```
always@(posedge clk)
y[7:0] <= {y[6:0], a};
```




```

always@(posedge clk) begin
    if ( e )
        y <= a ;
    else
        y <= y ; → new value
    /≡y → old value

```

end

vs
y <= x takes on old value
= x " new val





```

always@(posedge clk)
if ( r )
    y <= '0 ;
else
    if ( e )
        y <= y+1'b1 ;
    else
        y <= y ;

```

next = (reset || done) ? '0 : cnt+'b1 ;



```

} always@(posedge clk)
  if ( falling )
    mosi <= sr[31] ;

always@(posedge clk)
  cnt <= cnt_next ;

// logic [31:0] mem [15:0]
always_ff@(posedge clk) begin
  mem[p] <= din ;

// logic [31:0] mem [15:0]
dout = mem[p] ;

```

