RTL Design

Exercise 1Mark the slack time in the diagram above.



Exercise 2:If the clock period $f_{L}(t_{\rm K})$ is known ow are the minimum setup () and hold $f_{\rm H}(t_{\rm LD})$ times related to the minimum and maximum propagation $d_{\rm H}(t_{\rm LD})$ (t

Exercise 3: Which of these requires the most time and effort? Least? Which gives the designer most control over the cost and performance of the design? Least? Which produce(s) designs that are portable to different implementation technologies (FPGAs, ASICs)? Which allow the same design to meet a variety of speed/area targets?

gets?	T. me & Effort:	Control	Por tability Flexibility	
nost	structural	Structural	HLS	
least	FILS	HLS	Structura)	

Exercise 4 How would you design a falling-edge detector? For falling edge detector how many clock cycles is the detector output true?









Exercise 5: Find the following blocks in the sche**bhætict** in register, the x[] memory block, the i register, the state state machine.



Exercise 6:Each number in the Fibonacci sequence is the sum of the previous tworite an algorithm to compute the values of the sequence that are less than 100 arghotepthe first two (both 1) What registers are required? What states? Draw the state g.m. transition diagram for the contwoliter the Verilog code. Sum tin; pra lgoith \$UM 0while ₹¢¢ P <u>c</u>ur registers prev som Prev SUM P sun 20th prev 1 prout som Sau Som 5 UM > 100 1 Stop doit ivit