Solutions to Assignment 4

Question 1

We choose the least expensive device that meets the requirements. The most important requirements are: (1) one macrocell per bit of state or output, (2) one pin per input or output, (3) the minimum propagation delay, and (4) the number of clocks or sets of independently latched registers.

- 1. The three parts of this design will require approximately: (a) 12 macrocells, 12 pins, and 0 clocks, (b) 31 macrocells, 11 pins, and 1 clock, and (c) 96 macrocells (24+16+56), more than 16 pins, and 1 clock, for a total of about 139 macrocells, more than 39 pins, and 2 clocks. The highest clock speed is 100 kHz which implies a maximum propagation delay of less than 10 microseconds. This design would probably be implemented using an FPGA.
- 2. This design only requires 4 macrocells, 3 pins and one clock. A PAL would suffice.
- 3. This design would require about: 52 macrocells (16 for the register, and 16 for each CPU interface and 4 for the handshaking signals), 36 pins (2 sets of 16 plus 4 pins for handshaking) and one or two clocks (depending on the design). This is beyond the capabilities of a PAL but could be implemented with a typical CPLD.
- 4. This design requires 2 macrocells and 10 pins (8 inputs and 2 outputs). A PAL would be large enough and it would be possible to find one that met the 10 ns delay requirement.

Question 2

Tables ?? and ?? show how the margins for the various requirements are computed.

Question 3

8088 Requirements

The requirements on the clock inputs can only be met by the design of the clock circuit. This circuit was not specified in the question. If we assume a 1:2 (low:high) clock duty cycle the low time will be 66 ns and the high time will be 133 ns.

Similarly, the rise and fall times will depend on logic family or technology used to generate the clock.

Since the RDY, READY, HOLD (and INTR) signals are not used the requirements on these signals are can be ignored.

The data setup and hold times are the two remaining requirements and they only apply during read cycles. The timing diagram shows that these setup and hold times are measured from the start of bus cycle state T4 which starts on the falling edge of the clock.

However, the 16550 specifications for when the data is valid are delays ($t_{\rm RVD}$ and $t_{\rm HZ}$) which are relative to the falling and rising edges respectively of RD*. To check whether the setup and hold times will be met it's necessary to convert these delays to the minimum setup and hold times relative to the clock edge at the start of T4. We can do this using the guaranteed timing of the 8088's RD* signal relative to clock edges. RD* goes active $t_{\rm CLRL}$ after the start of T2 and then goes inactive $t_{\rm CLRH}$ after the start of T4. Since there is a delay of exactly two clock periods between the start of T2 and the start of T4 we can derive the guaranteed setup and hold times. Figure ?? shows how the setup and hold times can be derived and Table ?? shows how the margins are computed.

16550 Requirements

Requirements Common to Read and Write Cycles

The timing requirements below relate to latching address and CS values on the trailing edge of ADS*

Requirement		Guaranteed		Margin	Met	
Symbol	Value	Expression	Value		(Y/N)	
MC68HC11 (MC68HC11 (2MHz) Requirements					
t_{ACCE} (35)	192	$t_{ m ELQV}$	20	172	Y	
t_{ACCA} (29)	296	$t_{ m AVQV}$	45	251	Y	
$t_{\rm DHR}$ (18)	10	$t_{ m GHQZ}$	0	-10	N	
6290-45 Requirements						
$t_{ m AVAV}$	45	$t_{ m cyc}$	500	455	Y	

Table 1: 68HC11 and 6290 read-cycle requirements.

Require	irement Guaranteed		Margin	Met	
Symbol	Value	Expression Value			(Y/N)
MCM629	MCM6290-45 Requirements				
$t_{ m AVWL}$	0	$t_{ m AVM}$	84	84	Y
$t_{ m AVWH}$	35	$t_{ m AVM}$ + PW_{EH}	84 + 222 = 306	271	Y
$t_{ m WLWH}$	35	PW_{EH}	222	187	Y
$t_{ m DVWH}$	20	PW_{EH} - $t_{DDW}(max)$	222 - 128 = 94	74	Y
$t_{ m WHDX}$	0	$t_{ m DHW}$	33	33	Y

Table 2: 6290 write-cycle requirements.

Require	ement	Guaranteed		Margin	Met
Symbol	Value	Expression Value			(Y/N)
$t_{ m DVCL}$	30	$2t_{\text{CLCL}}$ - $t_{\text{CLRL}}(\text{max})$ - $t_{\text{RVD}}(\text{max})$	400 - 165 - 60 = 175	145	Y
$t_{\rm CLDX}$	10	$t_{\rm CLRH}({ m min})$ + $t_{ m HZ}({ m min})$	10 + 0 = 10	0	Y

Table 3: 8088 read-cycle requirements.




Figure 1: Derivation of guaranteed setup and hold times from delays relative to RD*.

and apply to both read and write cycles. All are requirements since they are minimum delays between signal edges on inputs.

In this design CS is generated by the address decoder. The decoder has a maximum propagation delay of 15 ns (labeled as $t_{\rm PD}$ in the tables) which causes CS to become active a maximum of $t_{\rm PD}$ after the address signals become valid. The following table describes the meanings of the delays and the edge to or from which the delay is measured.

symbol	meaning	ADS* inactive to/from
$t_{ m ADS}$	address strobe width	from start of ADS*
$t_{ m AH}$	address hold	to address invalid
$t_{ m AS}$	address setup	from address valid
$t_{ m CH}$	CS hold	to CS invalid
$t_{\rm CS}$	CS setup	from CS valid

Table ?? shows how the margin is computed for each requirement. As before, the clock low time is assumed to be 66 ns and the high time 133 ns. RC and WC are cycle times and will be the same as the 8088 read and write cycle times (4 bus states for an 8088).

Read Cycle Requirements

Most of the 16550 read cycle requirements are measured between a signal edge and the rising (trailing) edge of the RD* strobe. However, most 8088 guaranteed responses are given with respect to clock edges rather than the RD* output.

For example, the 8088 specifications do not specify a minimum delay between address valid and the falling edge of the RD* strobe, but they do specify that the address will be valid a maximum of 110 ns after the start of T1 ($t_{\rm CLAV}$) and that RD* will go active (low) a minimum of 10 ns after the start of T2 ($t_{\rm CLRL}$). From these two guaranteed responses and the fact that the time from the start of T1 to the start of T2 is exactly one clock cycle ($t_{\rm CLCL}$) we can infer that the minimum time from address valid to the start of the RD* strobe is:

$$t_{\text{CLCL}} - t_{\text{CLAV}}(\text{max}) + t_{\text{CLRL}}(\text{min})$$
.

Similarly, there is no 8088 guaranteed response for the minimum delay between the end of the RD* strobe and when the address becomes invalid. However the address will not change until ALE goes high in the next bus cycle (after the start of the next T1) so we can derive the minimum time from the rising edge of RD* to the address invalid as:

$$t_{\text{CLCL}} - t_{\text{CLRH}}(\text{max}) + t_{\text{CLLH}}(\text{min}).$$

Unfortunately, $t_{\rm CLLH}({\rm min})$ is not given, but it's reasonable to assume that ALE will not be asserted before the start of the next T1 and so we can safely assume $t_{\rm CLLH}({\rm min})$ is at least 0.

Note that you can't use $t_{\rm RHAV}$ for this purpose because the address input to the 16550 comes from the

address latch, not from the 8088's multiplexed address outputs (after T1 the multiplexed data/address pins contain data rather than address values).

The read cycle requirements and the signal edge to/from which the delays are measured are:

symbol	requirement	RD* inactive to/from
t_{AR}	address setup	from address valid
t_{CSR}	CS setup	from CS valid
$t_{ m RA}$	address hold	to address invalid
$t_{ m RCS}$	CS hold	to CS invalid
$t_{ m RD}$	read strobe width	from start of RD*
$t_{ m RC}$	read recovery time	to ADS* active

The margins for these requirements are computed in Table ??.

Note that the minimum read cycle strobe width $(t_{\rm RD})$ could also have been derived by subtracting $t_{\rm CLRL}({\rm max})$ and $t_{\rm CLRH}({\rm min})$ from $2t_{\rm CLCL}$ giving a minimum value of 400 - 165 - 10 = 225 ns. Although this value is correct in the sense that it is also a guaranteed response, it is more pessimistic than the value guaranteed by the manufacturer $(t_{\rm RLRH}=325$ ns). It would be a mistake to use the more pessimistic (derived) value because it might cause you to overdesign your circuit. For example, you might decide to add a wait state on each access to the chip even though it's not really required.

Write Cycle Requirements

The following setup and hold time requirements apply to write cycles and are measured between a signal edge and the rising (trailing) edge of the WR* strobe:

symbol	requirement	WR* inactive to/from
$t_{ m AW}$	address setup	from address valid
$t_{ m CSW}$	CS setup	from CS valid
$t_{ m WA}$	address hold	to address invalid
$t_{ m WCS}$	CS hold	to CS invalid
$t_{ m WR}$	write strobe width	from start of WR*
$t_{ m DS}$	data setup	from data valid
$t_{ m DH}$	data hold	to data invalid
$t_{ m WC}$	write recovery time	to ADS* active

The margins for these requirements are computed in Table $\ref{total:eq:tot$

Require	ement	Guaranteed		Margin	Met
Symbol	Value	Expression	Value		(Y/N)
$t_{ m ADS}$	60	$t_{ m LHLL}$	133-20 = 113	53	Y
t_{AH}	0	$t_{ m LLAX}$	133-10 = 123	123	Y
$t_{ m AS}$	60	$t_{ m AVAL}$	133-60 = 73	13	Y
t_{CH}	0	$t_{ m LLAX}$ - $t_{ m PD}$	133-10-15 = 118	118	Y
$t_{\rm CS}$	60	$t_{ m AVAL}$ - $t_{ m PD}$	133-60-15=58	-2	N
RC	280	$4*t_{CLCL}$	800 = 800	520	Y
WC	280	$4*t_{CLCL}$	800 = 800	520	Y

Table 4: 16550 read- and write-cycle requirements.

Require	ement	Guaranteed		Margin	Met
Symbol	Value	Expression	Value		(Y/N)
$t_{ m AR}$	30	t_{CLCL} - $t_{\text{CLAV}}(\text{max}) + t_{\text{CLRL}}(\text{min})$	200 - 110 + 10 = 100	70	Y
$t_{ m CSR}$	30	t_{CLCL} - $t_{\text{CLAV}}(\text{max}) + t_{\text{CLRL}}(\text{min})$ - t_{PD}	200 - 110 + 10 - 15 = 85	55	Y
$t_{ m RA}$	20	t_{CLCL} - $t_{\text{CLRH}}(\text{max}) + t_{\text{CLLH}}(\text{min})$	200 - 150 + 0 = 50	30	Y
$t_{ m RCS}$	20	t_{CLCL} - $t_{\text{CLRH}}(\text{max}) + t_{\text{CLLH}}(\text{min})$ - t_{PD}	200 - 150 + 0 - 15 = 35	15	Y
$t_{ m RD}$	125	$t_{ m RLRH}$	400-75 = 325	200	Y
$t_{ m RC}$	125	t_{CLCL} - $t_{\text{CLRH}}(\text{max}) + t_{\text{CLLH}}(\text{min})$	200 - 150 + 0 = 50	-75	N

Table 5: 16550 read-cycle requirements.

Require	Requirement Guaranteed			Margin	Met
Symbol	Value	Expression	Value		(Y/N)
$t_{ m AW}$	30	t_{CLCL} - $t_{\text{CLAV}}(\text{max}) + t_{\text{CVCTV}}(\text{min})$	200 - 110 + 10 = 100	70	Y
$t_{ m CSW}$	30	t_{CLCL} - $t_{\text{CLAV}}(\text{max}) + t_{\text{CVCTV}}(\text{min})$ - t_{PD}	200 - 110 + 10 - 15 = 85	55	Y
$t_{ m WA}$	20	t_{CLCL} - $t_{\text{CVCTX}}(\text{max}) + t_{\text{CLLH}}(\text{min})$	200 - 110 + 0 = 90	70	Y
$t_{ m WCS}$	20	t_{CLCL} - $t_{\text{CVCTX}}(\text{max}) + t_{\text{CLLH}}(\text{min})$ - t_{PD}	200 - 110 + 0 - 15 = 75	55	Y
$t_{ m WR}$	100	$t_{ m WLWH}$	400-60 = 340	240	Y
$t_{ m DS}$	30	$2t_{\text{CLCL}} - t_{\text{CLDV}}(\text{max}) + t_{\text{CVCTX}}(\text{min})$	400 - 110 + 10 = 300	270	Y
$t_{ m DH}$	30	$t_{ m WHDX}$	133-30 = 103	73	Y
$t_{ m WC}$	150	t_{CLCL} - $t_{\text{CVCTX}}(\text{max}) + t_{\text{CLLH}}(\text{min})$	200 - 110 + 0 = 90	-60	N

Table 6: 16550 write-cycle requirements.

Requirements on Unused Signals

$t_{ m MR}$	master reset pulse width
$t_{ m XH}$	clock high pulse width
$t_{ m XL}$	clock low pulse width

The following specifications are requirements (all are minimum delays between two input edges), but the signals are not used in this design so it's not necessary to check whether these requirements are met.

Guaranteed Responses

The following specifications are are maximum delays between an input and an output on the 16550 so

they are guaranteed responses, not requirements.

	from RD* edge to DDIS valid
$t_{ m RVD}$	from RD* active to valid data
$t_{ m HZ}$	from RD* inactive to data bus tri-state