

# Assignment 4

Due October 14, 1996

The first question in this assignment asks you to select the appropriate PLD for various tasks. The other two questions ask you to verify the timing requirements of two combinations of microprocessors and memory/peripheral chips.


## Question 1

Select the type of PLD (PAL, CPLD or FPGA) that you would most likely use for each of the following purposes and briefly explain your choice.

1. A device to implement the following on the same chip: a keypad scanning circuit (a combinational circuit requiring 12 i/o pins), a multiplexed 4-digit LED display driver (a sequential circuit using a 40 kHz clock, 4-bit counter, 16 bits of display memory and 11 i/o pins), and a 100 kHz 24-bit timer with a 16-bit CPU bus interface and internal configuration registers (a sequential circuit with two state machines for control and 56 bits of state for registers).
2. A wait-state generator requiring two enable signals and a 3-bit counter.
3. A mailbox circuit that allows a 16-bit value to be exchanged between two independent CPUs. This requires one 16-bit register and a simple (4 i/o pin) combinational circuit to coordinate accesses to the register.
4. An address decoder with 8 address inputs, 2 chip select outputs and a requirement for a 10 ns maximum propagation delay

## Question 2

The following diagram shows the schematic of the interface between a Motorola MC68HC11 microprocessor and a Motorola MCM6290-45 16kB×4 static RAM.



The RAM has an enable ( $E^*$ ) which is driven by an address decoder whose details are not relevant.

The 68HC11's address and data buses are multiplexed and a latch is used to demultiplex the address and data. The exact details are not relevant.

The RAM has write enable ( $W^*$ ) and output enable ( $G^*$ ) inputs. The two enables are driven by OR gates that ensure that  $W^*$  is only enabled during a write cycle and  $G^*$  is only enabled during a read cycle. The OR gates are also driven by the 68HC11's inverted  $E$  signal. This ensures these two enables are only active during the second half of a memory cycle – when  $E$  is high.

The timing diagram and timing specifications for the 68HC11 and are given in Figures ?? and ??.

The timing diagram and timing specifications for the MCM6290-45 RAM are given below.

Assume that all the external logic devices (address decoder, latch, inverters and gates) have zero propagation delay. You should also assume that the rise and fall time (parameter  $t_{4}$ ) is zero.

The table below shows nine timing requirements that need to be met for the system to operate properly. Obtain expressions for these requirements in terms of the symbols for the timing specifications given in the




Figure 1: 68HC11 Timing Diagram.

No.	Characteristic	Symbol	Min	Max	Unit
1	Cycle Time	$t_{cyc}$	500	500	ns
3	Pulse Width, E high	$PW_{EH}$	222	—	ns
18	Read Data Hold Time	$t_{DHR}$	10	83	ns
19	Write Data Delay Time	$t_{DDW}$	—	128	ns
21	Write Data Hold Time	$t_{DHW}$	33	—	ns
22	Muxed Address Valid Time to E Rise	$t_{AVM}$	84	—	ns
29	MPU Address Access Time	$t_{ACCA}$	—	296	ns
35	MPU Access Time	$t_{ACCE}$	—	192	ns

Figure 2: 68HC11 Timing Specifications.

data sheets. Obtain values for these expressions in nanoseconds. Find the amount by which the requirement is exceeded (in nanoseconds) and state whether the requirement is met or not (Y[es] or N[o]). Give your answer in the form of a table as shown below.

**Important:** Note that the first two requirements are maximum allowable access times and have been derived from the data setup time specification. All other requirements are minimums (setup times, pulse widths, hold times, etc).

Some specifications have been removed from the timing diagrams and tables.

### Read Cycle

Requirement		Guaranteed		Margin	Met (Y/N)
Symbol	Value	Expression	Value		
MC68HC11 (2MHz) Requirements					
$t_{ACCE}$ (35)	192				
$t_{ACCA}$ (29)	296				
$t_{DHR}$ (18)	10				
6290-45 Requirements					
$t_{AVAV}$	45				


## Write Cycle

Requirement		Guaranteed		Margin	Met (Y/N)
Symbol	Value	Expression	Value		
MCM6290-45 Requirements					
$t_{AVWL}$	0				
$t_{AVWH}$	35				
$t_{WLWH}$	35				
$t_{DVWH}$	20				
$t_{WHDX}$	0				

- the propagation delay through the address decoder,  $T_{PD}$  is a maximum of 15 ns
- there is no propagation delay through the address latch and you need not verify that its setup and hold time requirements will be met
- wait states are not inserted (the READY lines are always asserted) and the CPU bus is never requested (HOLD is always false).

## Question 3

Attached are the timing diagrams and timing specifications for a National 16550 serial interface chip and the timing specifications for an Oki 8088 CPU in minimum mode. The timing diagram for the 8088 was provided in the lecture on the 8088 processor bus. All times are in nanoseconds. The devices are connected as follows:



As in the previous question, you must determine if the above circuit will operate reliably by computing the margins for the timing requirements of both devices during both read and write cycles.

Prepare tables similar to those in the previous question that show the relevant timing requirements, the equations for each requirement in terms of the other device's guaranteed responses, the margin for each requirement and whether that requirement is met or not.


In this case *you* must decide which of the specifications are requirements and also which ones are relevant for read or write cycles.

You may assume that:

- the CPU is a 5 MHz device and the CPU clock frequency is exactly 5 MHz

You will probably find it useful draw new timing diagrams that include only the relevant signals appearing at the two devices and at the address decoder.

PIN NAMES	
A0-A13	Address Input
DD-DQ3	Data Input/Output
W	Write Enable
E (MCM6290)	Output Enable
VCC	+5 V Power Supply
VSS	Ground




**WRITE CYCLE 1 (W Controlled, See Notes 1 and 6)**

Parameter	Symbol		MCM6290-25		MCM6290-30		MCM6290-35		MCM6290-45		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		
Write Cycle Time	tAVW	tWC	25	30	30	35	35	40	45	45	ns	2
Address Setup Time	tAVWL	tAS	0	0	0	0	0	0	0	0	ns	
Write Pulse Width	tAVWH	tAW	20	25	25	30	30	35	35	35	ns	
Data Valid to End of Write	tDVWH	tDWP	10	12	12	15	15	20	20	20	ns	
Write Low to Output Active	tWLOZ	tWZ	0	10	0	15	0	15	0	15	ns	3,4,5,6
Write High to Output Active	tWHQZ	tWQZ	5	5	5	5	5	5	5	5	ns	3,4,5
Write Recovery Time	tWHAZ	tWR	0	0	0	0	0	0	0	0	ns	

NOTES: 1. A write occurs during the overlap of E low and W low.

- All write cycle timing is referenced from the last valid address to the first transitioning address.
- Transition is measured  $\pm 500$  mV from steady-state voltage with load in Figure 1B.
- Parameter is sampled and not 100% tested.
- At any given voltage and temperature, tWLOZ max is less than tWHQZ min both for a given device and from device to device.
- MCM6290, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.



**AC OPERATING CONDITIONS AND CHARACTERISTICS**

(VCC = 5 V  $\pm$  10%, TA = 0 to +70°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level ..... 1.5 V  
 Output Timing Measurement Reference Level ..... 1  
 Input Pulse Levels ..... 0 to 3.0 V  
 Output Load ..... Figure 1A Unless Otherwise Noted  
 Input Rise/Fall Time ..... 5 ns


**READ CYCLE 1 (See Note 1)**

Parameter	Symbol		MCM6290-25		MCM6290-30		MCM6290-35		MCM6290-45		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max	Min	Max		
Read Cycle Time	tAVR	tRC	25	30	30	35	35	40	45	45	ns	2
Address Access Time	tAVDQ	tAA	25	30	30	35	35	40	45	45	ns	
Enable Access Time	tEADQ	tACS	25	30	30	35	35	40	45	45	ns	
Output Hold from Address Change	tAXOX	tOH	5	5	5	5	5	5	5	5	ns	
Output Enable Access Time	tGLOV	tOE	12	15	15	15	15	15	20	20	ns	
Output Enable Low to Output Active	tGLOZ	tLZ	0	0	0	0	0	0	0	0	ns	4,1
Output Enable High to Output High-Z	tGHOZ	tHZ	0	10	0	12	0	15	0	15	ns	4,1
Enable Low to Output Active	tELOX	tLZ	5	5	5	5	5	5	5	5	ns	4,1
Enable High to Output High-Z	tEHQZ	tHZ	0	10	0	12	0	15	0	15	ns	4,1
Power Up Time	tELUCH	tPU	0	0	0	0	0	0	0	0	ns	
Power Down Time	tEHICL	tPD	25	30	30	30	30	30	40	40	ns	

NOTES: 1. W is high for read cycle.

- All read cycle timing is referenced from the last valid address to the first transitioning address.
- Addresses valid prior to or coincident with E going low.
- Addresses valid prior to or coincident with E going low.
- At any given voltage and temperature, tEHQZ max is less than tELOX min, and tGHOZ max is less than tGLOX min, both for given device and from device to device.
- Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
- Device is continuously selected (E = VIL) and G = VIL (MCM6290 only).

**READ CYCLE 1 (See Note 7 Above)**




PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs†

3.0 AC Electrical Characteristics  $T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{DD} = +5\text{V} \pm 10\%$

Symbol	Parameter	Conditions	Min	Max	Units
$t_{ADS}$	Address Strobe Width		60		ns
$t_{AH}$	Address Hold Time		0		ns
$t_{AR}$	$\overline{RD}$ , RD Delay from Address	(Note 1)	30		ns
$t_{AS}$	Address Setup Time		60		ns
$t_{AW}$	$\overline{WR}$ , WR Delay from Address	(Note 1)	30		ns
$t_{CH}$	Chip Select Hold Time		0		ns
$t_{CS}$	Chip Select Setup Time		60		ns
$t_{CSR}$	$\overline{RD}$ , RD Delay from Chip Select	(Note 1)	30		ns
$t_{CSW}$	$\overline{WR}$ , WR Delay from Select	(Note 1)	30		ns
$t_{DH}$	Data Hold Time		30		ns
$t_{DS}$	Data Setup Time		30		ns
$t_{HZ}$	$\overline{RD}$ , RD to Floating Data Delay	@100 pF loading (Note 3)	0	100	ns
$t_{MR}$	Master Reset Pulse Width		5000		ns
$t_{RA}$	Address Hold Time from $\overline{RD}$ , RD	(Note 1)	20		ns
$t_{RC}$	Read Cycle Delay		125		ns
$t_{RCS}$	Chip Select Hold Time from $\overline{RD}$ , RD	(Note 1)	20		ns
$t_{RD}$	$\overline{RD}$ , RD Strobe Width		125		ns
$t_{RDD}$	$\overline{RD}$ , RD to Driver Enable/Disable	@100 pF loading (Note 3)		60	ns
$t_{RVD}$	Delay from $\overline{RD}$ , RD to Data	@100 pF loading		60	ns
$t_{WA}$	Address Hold Time from $\overline{WR}$ , WR	(Note 1)	20		ns
$t_{WC}$	Write Cycle Delay		150		ns
$t_{WCS}$	Chip Select Hold Time from $\overline{WR}$ , WR	(Note 1)	20		ns
$t_{WR}$	$\overline{WR}$ , WR Strobe Width		100		ns
$t_{XH}$	Duration of Clock High Pulse	External Clock (8, Max.)	55		ns
$t_{XL}$	Duration of Clock Low Pulse	External Clock (8, Max.)	55		ns
RC	Read Cycle = $t_{AR} + t_{RD} + t_{RC}$		280		ns
WC	Write Cycle = $t_{AW} + t_{WR} + t_{WC}$		280		ns


† Applicable Only When  $\overline{ADS}$  is Tied Low.



Write Cycle

5

† Applicable Only When  $\overline{ADS}$  is Tied Low.



Read Cycle

5

# OKI Semiconductor

## MSM80C88A-10RS/GS/JS

### Minimum Mode System Timing Requirements

Parameter	Symbol	5 MHz Spec. V <sub>CC</sub> = 4.5 V to 5.5 V T <sub>a</sub> = -40 to +85°C	
		Min.	Max.
CLK Cycle Period	T <sub>CLK</sub>	200	DC
CLK Low Time	T <sub>CLL</sub>	118	—
CLK High Time	T <sub>CHL</sub>	69	—
CLK Rise Time (From 1.0 V to 3.5 V)	T <sub>CR1</sub>	—	10
CLK Fall Time (From 3.5 V to 1.0 V)	T <sub>CF1</sub>	—	10
Data In Setup Time	T <sub>OS1</sub>	30	—
Data In Hold Time	T <sub>OHS</sub>	10	—
RDY Setup Time into MSM 82C84A-2 (See Notes 1, 2)	T <sub>RDYS</sub>	35	—
RDY Hold Time into MSM 82C84A-2 (See Notes 1, 2)	T <sub>RDYH</sub>	0	—
READY Setup Time into MSM80C88A-10	T <sub>RVHS</sub>	118	—
READY Hold Time into MSM80C88A-10	T <sub>RVHS</sub>	30	—
READY Inactive to CLK (See Note 3)	T <sub>RVCL</sub>	-8	—
HOLD Setup Time	T <sub>RVCH</sub>	35	—
INTR, NMW, TEST Setup Time (See Note 2)	T <sub>RVWCH</sub>	30	—
Input Rise Time (Except CLK) (From 0.8 V to 2.0 V)	T <sub>RIH</sub>	—	15
Input Fall Time (Except CLK) (From 2.0 V to 0.8 V)	T <sub>FIH</sub>	—	15

### Timing Responses

Parameter	Symbol	5 MHz Spec. V <sub>CC</sub> = 4.5 V to 6.5 V T <sub>a</sub> = -40 to +85°C	
		Min.	Max.
Address Valid Delay	t <sub>CLAV</sub>	10	110
Address Hold Time	t <sub>CLAH</sub>	10	—
Address Float Delay	t <sub>CLAZ</sub>	t <sub>CLAX</sub>	80
ALE Width	t <sub>HL</sub>	t <sub>CH-20</sub>	—
ALE Active Delay	t <sub>CLH</sub>	—	80
ALE Inactive Delay	t <sub>CHL</sub>	—	85
Address Hold Time to ALE Inactive	t <sub>LHAX</sub>	t <sub>CH-10</sub>	—
Data Valid Delay	t <sub>CLDV</sub>	10	110
Data Hold Time	t <sub>CHDX</sub>	10	—
Data Hold Time after W/R	t <sub>WHDX</sub>	t <sub>CH-30</sub>	—
Control Active Delay 1	t <sub>CVCTV</sub>	10	110
Control Active Delay 2	t <sub>CHCTV</sub>	10	110
Control Inactive Delay	t <sub>CVCTX</sub>	10	110
Address Float to RD Active	t <sub>AZRL</sub>	0	—
RD Active Delay	t <sub>CLRL</sub>	10	165
RD Inactive Delay	t <sub>CLRH</sub>	10	150
RD Inactive to Next Address Active	t <sub>RAV</sub>	t <sub>CH-45</sub>	—
H/LDA Valid Delay	t <sub>CLHAV</sub>	10	160
RD Width	t <sub>RLRH</sub>	2t <sub>CLCL-75</sub>	—
WR Width	t <sub>WLWH</sub>	2t <sub>CLCL-60</sub>	—
Address Valid to ALE Low	t <sub>AVAL</sub>	t <sub>CLCH-60</sub>	—
Output Rise Time (From 0.8 V to 2.0 V)	t <sub>OLRH</sub>	—	15
Output Fall Time (From 2.0 V to 0.8 V)	t <sub>OHOL</sub>	—	15

- Notes:
1. Signals at MSM82C84A-2 shown for reference only.
  2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  3. Applies only to T<sub>2</sub> state. (8 ns into T<sub>2</sub>)