

4. SEQUENTIAL STATEMENTS

```

SIGID <= [transport] | [[reject TIME] inertial]
[[expr | after TIME] | unaffected] when expr else]
assert expr
[report string]

[severity note | warning | error | failure];
SIGID <= [transport] | [[reject TIME] inertial]
SIGID <= [transport] | [[reject TIME] unaffected]
{{expr | after TIME}};
```

[LABEL:]|[postponed] with expr select
SIGID <= [transport] | [[reject TIME] inertial]
{{expr | after TIME}} | unaffected
when choice [{} choice]];

5. PARALLEL STATEMENTS

```

VARID := expr;
PROCEDUREID((PARID => expr,));
LABEL] if expr then
{sequential_statement}
{elsif expr then
{sequential_statement}}
{else
{sequential_statement}}
end if[LABEL];
LABEL:] case expr is
{when choice [{} choice]} =>
{sequential_statement}
end case[LABEL];
[LABEL:] while expr loop
{sequential_statement}
end loop[LABEL];
[LABEL:] for ID in range loop
{sequential_statement}
end loop[LABEL];
next[LOOPLBL] [when expr];
exit[LOOPLBL] [when expr];
return [expression];
null;
```

LABEL: COMPID
[[generic map (GENID => expr,)]]
port map ([PORTID => SIGID | expr,]);
LABEL: entity[LIBID]ENTITYID [(ARCHID)]
[[generic map (GENID => expr,)]]
port map ([PORTID => SIGID | expr,]);
LABEL: configuration[LIBID]CONFID
[[generic map (GENID => expr,)]]
port map ([PORTID => SIGID | expr,]);

LABEL: if expr **generate**
{parallel_statement}
end generate[LABEL];
LABEL: for ID **in** range **generate**
{parallel_statement}
end generate[LABEL];

LABEL: **DELAY_LENGTH**
Time >= 0

6. PREDEFINED ATTRIBUTES

TYPID'base	Base type
TYPID'left	Left-bound value
TYPID'right	Right-bound value
TYPID'high	Upper-bound value
TYPID'low	Lower-bound value
TYPID'pos(expr)	Position within type
TYPID'val(expr)	Value at position
TYPID'succ(expr)	Next value in order
TYPID'pred(expr)	Previous value in order
TYPID'leftof(expr)	Value to the left in order
TYPID'rightof(expr)	Value to the right in order
TYPID'ascending	Ascending type predicate
TYPID'image(expr)	String image of value
TYPID'value(string)	Value of string image
ARYID'left([exp])	Left-bound of [nth] index
ARYID'right([exp])	Right-bound of [nth] index
ARYID'high([exp])	Upper-bound of [nth] index
ARYID'low([exp])	Lower-bound of [nth] index
ARYID'drange([exp])	'left down' to 'right'
ARYID'reverse_range([exp])	'right down' to 'left'
ARYID'length([exp])	Length of [nth] dimension
ARYID'ascendng([exp])	'right' >= 'left'?
SIGID'delayed([TIME])	Delayed copy of signal
SIGID'stable([TIME])	Signals event on signal
SIGID'quiet([TIME])	Signals activity on signal
SIGID'transaction	Toggles if signal active
SIGID'event	Event on signal ?
SIGID'last_event	Time since last event
SIGID'last_active	Time since last active
SIGID'last_value	Value before last event

7. PREDEFINED TYPES

BOOLEAN	True or false
INTEGER	32 or 64 bits
NATURAL	Integers >= 0
POSITIVE	Floating-point
REAL	Integers > 0
BIT	0, '1'
BIT_VECTOR(NATURAL)	Array of bits
CHARACTER	7-bit ASCII
STRING(POSITIVE)	Arry of characters
TIME	hr, min, sec, ms,
us, ns, ps, fs	Time >= 0

8. PREDEFINED FUNCTIONS

NOW Returns current simulation time
DEALLOCATE(ACCESTYPOBJ) Deallocate dynamic object

FILE_OPEN(status, FILEID, string, mode)

FILE_CLOSE(FILEID) Close file


9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric }	
decimal literal ::= integer [integer] [E[+ -] integer]	
based literal ::= integer# hexint [hexint# [E[+ -] integer]]	
bit string literal ::= B[0 1] " hexint "	
comment ::= -- comment text	

© 1995,1996 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation
Elite Consulting and Training in High-Level Design
Phone: +1-503-644-9700 FAX: +1-503-643-1583
E-mail: info@qualis.com com
Web: http://www.qualis.com

Also available: 1164 Packages Quick Reference Card Verilog HDL Quick Reference Card



VHDL QUICK REFERENCE CARD

Revision 2.0

```

block_config ::= 
  for LABELID
    [[block_config | comp_config]]
  end for;

comp_config ::= 
  for all | LABELID : COMPID
    [[generic map (GENID => expr,)]]
    [[generic map (GENID => expr,)]]
    port map (PORTID => SIGID | expr,);
  end for;
  [[block_config | comp_config]]

entity ID is
  generic (ID : TYPEID [= expr,]);
  port (ID : in | out | inout TYPEID [= expr,]);
  begin
    [declaration]
    [begin]
      [parallel_statement]
      end [entity] ENTTYID;
    type ID is (ID,);
    type ID is range number downto | to number;
    type ID is array (range | TYPEID,) of TYPEID;
    type ID is record
      {ID : TYPEID,}
    end record;
    type ID is access TYPEID;
    type ID is file of TYPEID;
    subtype ID is SCALAR_TYPEID range range;
    subtype ID is ARRAY_TYPEID (range,);
    subtype ID is RESOLVEFUNCID TYPEID;
    range ::= 
      (integer | ENUMID to | downto integer | ENUMID) |
      (OBJID [reverse_] range) ((TYPEID range <>)

2. DECLARATIONS

2.1. TYPE DECLARATIONS

type ID is (ID,);

entity ID is
  generic (ID : TYPEID [= expr,]);
  port (ID : in | out | inout TYPEID [= expr,]);
  begin
    [declaration]
    [begin]
      [parallel_statement]
      end [entity] ENTTYID;
    type ID is (ID,);
    type ID is range number downto | to number;
    type ID is array (range | TYPEID,) of TYPEID;
    type ID is record
      {ID : TYPEID,}
    end record;
    type ID is access TYPEID;
    type ID is file of TYPEID;
    subtype ID is SCALAR_TYPEID range range;
    subtype ID is ARRAY_TYPEID (range,);
    subtype ID is RESOLVEFUNCID TYPEID;
    range ::= 
      (integer | ENUMID to | downto integer | ENUMID) |
      (OBJID [reverse_] range) ((TYPEID range <>)

2.2. OTHER DECLARATIONS

constant ID : TYPEID := expr;
[shared] variable ID : TYPEID [= expr];
signal ID : TYPEID [= expr];
file ID : TYPEID (is in | out string) |
  (open read_mode | write_mode |
  append_mode is string);

configuration ID of ENTTYID is
  for ARCHID
    [[block_config | comp_config]];
  end for;
  end [configuration] CONFID;

use_clause ::= 
  library ID;
  [[use LIBID.PKGID.all | DECLID];]

1. LIBRARY UNITS

```

```

  Grouping
  {}          []
  Repeated   Optional
  As IS      Alternative
  italic     User Identifier
  VHDL-1993

```

```

3. EXPRESSIONS

expression ::= 
  (relation_and relation) | (relation_and relation) |
  (relation_or relation) | (relation_nor relation) |
  (relation_xor relation) | (relation_xnor relation)
  relation ::= 
    shepxpr [relop shepxpr]
    shepxpr [shop sexpr]
    sexpr ::= 
      [+|-] term {addop term}
    term ::= 
      factor {mulop factor}
    factor ::= 
      (prim [*| prim]) | (abs prim) | (not prim)
  prim ::= 
    literal (OBJID | OBJID:ATTRID | OBJID((expr,)) |
    OBJID(range) | ((choice {[choice]} => (expr,)) |
    FCTID([PARID => expr,]) | TYPEID(expr) |
    TYPEID(expr) | new TYPEID((expr)) | (expr)
  choice ::= 
    sexpr | range | RECFLID others

```

```

3.1. OPERATORS, INCREASING PRECEDENCE
  logop and or xor nand nor xor
  relop = /= < <= > >=
  shop sll/srl/sla/sra/ror/ror
  addop + - &
  mulop * / mod rem
  miscop ** | abs | not

```

© 1995, 1996 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.