256K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating) **FEATURES**

- Fast Access Time 10,12,15ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS): 10mA(Max.)

1.2mA(Max.)- L-Ver.

Operating KM616V4002B/BL - 10: 250mA(Max.) KM616V4002B/BL - 12: 245mA(Max.) KM616V4002B/BL - 15: 240mA(Max.)


- Single 3.3 ±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- Low Data Retention Voltage: 2V(Min.) L-Ver. Only
- Center Power/Ground Pin Configuration
- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration

KM616V4002BJ: 44-SOJ-400 KM616V4002BT: 44-TSOP2-400F

ORDERING INFORMATION

KM616V4002B/BL -10/12/15	Commercial Temp.
KM616V4002BI/BLI -10/12/15	Industrial Temp.


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM616V4002B is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The KM616V4002B uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM616V4002B is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
Ao - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
ŪB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Ts TG	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.0	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	lu	VIN=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC			-2	2	μΑ
Operating Current	Icc Min. Cycle, 100% Duty		Com	10ns	-	250	mA
		$\overline{\text{CS}}$ =VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	245	
		15ns	-	240			
		Ind.	10ns	-	285		
				12ns	-	270	
				15ns	-	265	
Standby Current	IsB	Min. Cycle, CS=Vін			-	50	mA
	IS _B 1	f=0MHz, CS ≥Vcc-0.2V,		Normal	-	10	mA
		Vın≥Vcc-0.2V or Vın≤0.2V		L-Ver.	-	1.2	
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Voн	Iон=-4mA			2.4	-	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	=	7	pF

^{*} NOTE : Capacitance is sampled and not 100% tested.



^{*} VIL(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA

^{**} ViH(Max) = Vcc + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $30pF^*$

Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE

Parameter	Cumbal	KM616V4002B/BL-10		KM616V4002B/BL-12		KM616V4002B/BL-15		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t RC	10	-	12	-	15	-	ns
Address Access Time	t AA	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
UB, LB Access Time	t BA	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t LZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	t BLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t HZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	t BHZ	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

NOTE: The aboveparameters are also guaranteed at industrial temperature range.



^{*} Capacitive Load consists of all components of the test environment.


^{*} Including Scope and Jig Capacitance

WRITE CYCLE


Parameter	Cumbal	KM616V40	002B/BL-10	KM616V40	02B/BL-12	KM616V40	Unit	
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	t WP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	10	-	ns
Write Recovery Time	t WR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	t DH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)







NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than t\(\to z\)(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. Address valid prior to coincident with \overline{CS} transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low fixed)






TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address to</u> the first transition address.
 2. A write occurs during the overlap of a low CS, WE, LB and UB. A <u>write</u> begins at the latest transition CS going low and WE going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not . be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be

