PC Interrupt Structure and 8259 DMA Controllers

This lecture covers the use of interrupts and the vectored interrupt mechanism used on the IBM PC using the Intel 8259 Programmable Interrupt Controller (PIC).

After this lecture you should be able to: (1) decide and explain why interrupts should or should not be used to service a particular peripheral, (2) describe how the 8259 PIC handles multiple interrupt sources, and (3) write an ISR in 8088 assembly language to service interrupts generated by the 8259 PIC.

Overview of I/O Strategies

Interrupts versus Polling

When designing an I/O interface we must make two fundamental decisions: (1) how we determine that a peripheral is ready to accept or supply ore data, and (2) how the data is to be transferred from the peripheral to the computer's memory. For each of these decisions there are two common approaches.

To decide when we can transfer data to/from a device we have two choices. The simples choice, called *polling*, is to periodically check a status register. The second choice, called *interrupt-driven I/O*, is to connect a signal on the peripheral to the CPU's interrupt input. In this case when the I/O device is ready to transfer data the execution of whatever program happens to be running is temporarily suspended and the CPU runs another program, an interrupt service routine (ISR) that performs the I/O operations.

To actually transfer the data we again have two choices. The simplest choice, *programmed I/O*, is for the processor to read/write the data to/from a data register on the peripheral and write/read it to memory. Another possibility, *Direct Memory Access (DMA)*, is to make use of hardware that "takes over" the CPU bus and transfers the data directly from/to the peripheral to/from memory.

The table below summarizes the four choices:

	Data Transfer	
	When	How
Simple:	Polling	Programmed I/O
Complex:	Interrupts	DMA

In this lecture we cover the design of interruptdriver I/O devices on IBM PC compatible architectures. I/O devices such as printers, keyboards, etc. require that the CPU execute special code to "service" the device every once in a while. For example, incoming characters or keystrokes have to be read from a data register on the peripheral and stored in a buffer to be used later by the operating system.

The two common ways of servicing devices are by polling and by using interrupts. *Polling* means the status of the peripheral is checked periodically to determine whether it needs to be serviced, for example whether the device has data ready to be read. The alternative is to use *interrupts*. The peripheral interface is designed to assert the interrupt request input to the CPU when it requires service. The result of asserting the interrupt signal is to interrupt normal flow of control and to cause an interrupt service routine (ISR) to be executed to service the device.

Polling must be done sufficiently fast that data is not lost. For example, if a serial interface can receive up to 1000 characters per second and can only store the last character received, it must be checked at least once per millisecond to avoid losing data. Since we need to periodically check each device, regardless of whether it requires service or not, polling causes a fixed overhead for each installed device.

Another, possibly greater, disadvantage of polling is that polling routines must be integrated into each and every program that will use that peripheral. Programs must be written to periodically poll and service all the peripherals they use. Such tight coupling between the application and the hardware is usually undesirable except in the simplest embedded processor control systems.

On the other hand, an ISR is only executed when a device requires attention (e.g. a character has been received). Thus there is no fixed overhead for using interrupt-driven devices. In addition, since ISRs operate asynchronously with the execution of other programs, it is not necessary for application programs to worry about the details of the I/O devices. An ISRs is usually provided as part of a *device driver* which is usually included as part of an operating system.

However, responding to an interrupt typically requires executing additional clock cycles to save the processor state, fetch the interrupt number and the corresponding interrupt vector, branch to the ISR and later restore the processor state.

Some to consider when deciding whether to use polling or interrupts to decide when to service a device include:

- Can the device generate interrupts? If the device or the CPU are very simple then they may not have been designed to generate or respond to interrupts.
- How complex is the application software? If the application is a complex program that would be difficult to modify in order to add periodic polls of the hardware then you may have to use interrupts. On the other hand, if the application is a controller that simply monitors some sensors and controls some actuators then polling may be the best approach.
- What is the maximum time allowed between polls? If the device needs to be serviced with very little delay then it may not be practical to use polling.
- What fraction of polls are expected to result in data transfer? If the rate at which the device is polled is much higher than the average transfer rate then a large fraction of polls will be "wasted" and using interrupts will reduce this polling overhead.

In general, use interrupts when the overhead due to polling would consume a large percentage of the CPU time or would complicate the design of the software.

Exercise: Data is arriving on a serial interface at 4000 characters per second. If this device is serviced by polling, and each character must be read before another one is received, what is the maximum time allowed between polls? If each poll requires 10 microseconds to complete, what fraction of the CPU time is always being used up even when the serial port is idle? What if there were 8 similar devices installed in the computer?

Exercise: Data is being read from a tape drive interface at 100,000 characters per second. The overhead to service an interrupt and return control to the interrupted program is 20 microseconds. Can this device use an ISR to transfer each character?

Exercise: Responding to an interrupt typically takes considerably longer than polling a status bit. Why are interrupts useful?

Alternative Approaches

It's also possible to use a mixture of interrupt and polled devices. For example, a device can be polled by an ISR that executes periodically due to a clock interrupt. This removes the need to include polling routines in each application. We can also poll several devices in an ISR that runs periodically. This may be more efficient that having each device issue independent interrupts.

It is also common for devices to buffer multiple bytes and issue an interrupt only when the buffer is full (or empty). The ISR can then transfer the complete buffer without incurring the interrupt overhead for each byte. For example, modem PC serial interfaces can store up to 16 bytes before issuing an interrupt. This cuts down the interrupt overhead by up to 16.

Because interrupts occur due to events outside the computer's control, it is usually difficult to predict the exact sequence and rate in which interrupts will happen. In applications where loss of data absolutely cannot be tolerated (e.g. where safety is a concern) the designer must ensure that all of the devices serviced by interrupts can be properly serviced under the worst-case conditions. Typically this involves a sequence of nested interrupts happening closely one after another in a particular order. In some of these systems it may be easier to use polling to ensure correct worst-case behaviour.

Exercise: Consider a monitoring system in a nuclear power plant. The system is hooked up to hundreds of sensors, each of which can indicate an error condition. It is difficult to predict exactly how often and in what order these error conditions will happen. Would you design the system so that alarm conditions generated interrupts? Why or why not?

Maskable, Non-Maskable and Software Interrupts

Like many other processors, the 80386 has two types of interrupts: maskable and non-maskable. Maskable interrupts (asserted on the INTR pin) can be disabled by clearing the interrupt-enable flag (IF bit) in the flags register using the CLI instruction. A maskable interrupt causes an interrupt acknowledge cycle (similar to a read cycle) which reads a 1-byte interrupt type from the interrupting peripheral. The interrupt type (which is not the same as the interrupt "number") is then multiplied by four and an interrupt vector is fetched from this address.

Non-maskable interrupts (asserted on the NMI pin) cannot be disabled. Thus NMI is usually used for very high priority events such as imminent loss of power or a hardware fault. A NMI always uses the interrupt vector for interrupt type 2, thus allowing it execute faster. For example, on the PC NMI is asserted if the hardware discovers a memory error.

Software interrupts operate in the same way as maskable and non-maskable interrupts but they are generated by executing an INT instruction. The interrupt type is supplied in the instruction and so, again, no interrupt acknowledge cycle is required.

In addition, certain error conditions (such as divide by zero) can cause *exceptions* which behave in the same way as software interrupts.

Exercise: How could you execute the NMI handler on a PC if you had to regain control after it executed? How else could you do this if the NMI ISR did not return control?

Exercise: In "real mode" each 386 interrupt vector requires 4 bytes. What is the maximum number of bytes used up by an interrupt vector table?

Interrupt Processing

The following sequence of events happens in response to an interrupt:

- 1. the current instruction is completed
- 2. and interrupt acknowledge cycle is run and the CPU reads an interrupt type from the hardware
- 3. the CPU saves the processor context (flags, IP and CS registers are pushed on the current stack)

- 4. the interrupt-enable flag (IF) is cleared
- 5. an interrupt vector (the location of the ISR) is retrieved from the interrupt vector table at the memory address given by the interrupt number multiplied by 4
- 6. the CPU begins execution of the ISR

The first two steps are skipped in the case of NMI and software interrupts.

The 8259 in the IBM PC Architecture

The 80386 CPU only has one interrupt request pin. Although simple systems may only have one interrupt source, most systems must have some way of dealing with multiple interrupt sources. The Intel "way of doing things" is to use a chip called a programmable interrupt controller (PIC). This chip takes as inputs interrupt request signals from up to 8 peripherals and supplies a single INTR signal to the CPU as shown below:

80386SX CPU



The PIC has 3 purposes:

- 1. It allows each of the individual interrupts to be enabled or disabled (masked).
- 2. It prioritizes interrupts so that if multiple interrupts happen at the same time the one with the highest priority is serviced first. The priorities of the interrupts are fixed, with input IR0 having the highest priority and IR7 the lowest. Interrupts of a lower priority not handled while an ISR for a higher-level interrupt is active.
- 3. It provides an interrupt type that the CPU reads during the interrupt acknowledge cycle. This tells the CPU which of the 8 possible interrupts occurred. The PIC on the IBM PC is programmed to respond with an interrupt type of 8

plus the particular interrupt signal (e.g. if IR3 was asserted the CPU would read the value 11 from the PIC during the interrupt acknowledge cycle).

The following diagram shows how each of the interrupt request lines to the PIC can potentially cause an interrupt request to be made to the CPU. The CPU reads the interrupt type from the PIC during the interrupt acknowledge cycle and then uses this type to look up the address of the ISR in the interrupt vector table.



Unlike many other microprocessors both INT and IRx are active-high signals. On the IBM PC the IRx inputs are configured to be edge-triggered. These design choices prevent the sharing of interrupt request lines.

Once the PIC has been configured, there are two control registers that can be read or written. On the IBM PC and compatible machines the address decoder for PIC places these two registers in the I/O (not memory) address space at locations 20H and 21H.

On the IBM AT and later models there are more than 8 interrupt sources and there are two PICs. The slave PIC supports an additional 8 interrupt inputs and requests an interrupt from the master PIC as if it were an interrupting peripheral on IR2.

Exercise: What is the maximum number of interrupt sources that could be handled using one master and multiple slave PICs?

Exercise: Compare this approach to that used for vectored interrupts on typical 68000 systems. How many interrupt sources can be connected directly to a 68000? What if a priority encoder is used? Are interrupt request lines active-high or active-low? What device supplies the interrupt number or interrupt vector in a typical 68000 system? After the interrupt is serviced a typical 68000 peripheral will un-assert it's interrupt request output. How does an 80x86 system determine that the device no longer needs attention?

Interrupt Number and Interrupt Type

A common source of confusion is the difference between the interrupt number, which is the interrupt request pin that is asserted and the interrupt type which is the value read by the CPU during the interrupt acknowledge cycle or supplied in an INT instruction.

The interrupt inputs to the PIC are connected as follows on a IBM PC-compatible system:

interrupt	device
0	timer
1	keyboard
2	reserved
3	serial port 2
4	serial port 1
5	hard disk
6	floppy disk
7	printer 1

The following are some of the interrupt types that are pre-defined on 80x86 CPUs:

interrupt type	cause
0	Divide by Zero
1	Single Step
2	NMI
3	Breakpoint
4	Overflow
8 to 255	implementation-dependent

Note that these are not the same as the interrupt numbers.

Exercise: On an IBM PC-compatible system what interrupt number is used for a floppy-disk interrupt? What interrupt type will the CPU see for this interrupt? At what addresses will the CPU find the interrupt vector for this interrupt?

Exercise: When the a key on the keyboard is pressed, which input on the 8259 PIC will be asserted? What will the signal level be? What value will the 80386 read from the PIC during the interrupt acknowledge cycle?

Programming the 8259 Interrupt Controller

The initialization of the PIC is rather complicated because it has many possible operating modes. The

PIC's operating mode is normally initialized by the BIOS when the system is booted. We will only consider the standard PIC operating modes used on the IBM PC and only a system with a single (master) PIC.

In it's standard mode the PIC operates as follows:

- if no ISR for the same or a higher level is active the interrupt request (INTR) signal to the CPU is asserted
- if the CPU's interrupt enable flag is set then an interrupt acknowledge cycle will happen when the current instruction terminates
- during the interrupt acknowledge cycle the highest-priority interrupt request is captured and saved ("latched") in the PIC's interrupt request register (IRR) and then the interrupt type for this interrupt is read by the CPU from the PIC. An interrupt acknowledge actually takes two clock cycles.

The CPU uses the interrupt type to look up the address of the ISR and runs it

• at the end of the ISR a command byte (20H) must be written to the PIC register at address 20H to re-enable interrupts at that level again. This is called the 'EOI' (end-of interrupt) command.

During normal operation only two operations need to be performed on the PIC:

- 1. Disabling (masking) and enabling interrupts from a particular source. This is done by reading the interrupt mask register (IMR) from location 21H, using an AND or OR instruction to set/clear particular interrupt mask bits.
- 2. Re-enabling interrupts for a particular level when the ISR for that level complete. This is done with the EOI command as described above.

Masking/Enabling Interrupts

There are three places where interrupts can be disabled: (1) the PIC interrupt mask, (2) the PIC priority logic, and (3) the CPU's interrupt enable flag. Exercise: What is the difference between an interrupt "mask" bit and an interrupt "enable" bit?

If the PIC interrupt mask bit is set then the interrupt request will not be recognized (or latched). If the PIC believes an ISR for a higher level interrupt is still executing due to no EOI command having been given for that interrupt level it will not allow interrupts of the same or lower levels. If the interrupt enable bit in the CPU's flags register is not set then the interrupt request signal from the PIC will be ignored.

Note that the CPU's interrupt enable flag is cleared when an interrupt happens and is restored when the process returns from the ISR via the IRET instruction. This means that ISRs can't be interrupted (not even by a higher-level interrupt) unless interrupts are explicitly re-enabled in the ISR.

It's possible to allow the CPU to interrupt an ISR (resulting in *nested interrupts*) by setting the interrupt enable bit with the STI instruction.

Exercise: Can interrupts on an IBM-PC compatible computer be nested (i.e. can an ISR be interrupted)? If so, under what conditions?

Exercise: How many levels deep can interrupts be nested on the IBM PC if the ISR does not re-enable interrupts? If it reenables interrupts but does not issue EOI to the PIC? If it does both? In each of these cases how much space would be required on the interrupted program's stack to hold the values pushed during the interrupt acknowledge cycle if 8 bytes are saved during each interrupt?

Interrupt Latency

Often a peripheral must be serviced within a certain time limit after an event. For example, a character must be read from an input port before the next on arrives.

The interrupt *latency* is the maximum time taken to respond to an interrupt request. This will include the time it takes for the current instruction to complete plus the time for the CPU to respond to the interrupt (e.g. save the CS, EIP and flag registers on the stack, acknowledge the interrupt and fetch the interrupt vector). If an ISR is already executing and cannot be interrupted then this also increases the interrupt latency.

Interrupt routines should be kept as short as possible to minimize the interrupt latency. Typically this involves having the ISR store values in a buffer or set flags and then having the bulk of the processing performed outside the ISR. A typical "device driver" consists of an ISR that executes only time-critical functions such as reading/writing data from/to the peripheral and another portion that deals with higherlevel issues such as moving the disk drive head, checking for errors, etc.

Edge- and Level-Triggered Interrupts

Interrupt request signals can be designed to be edgetriggered (the interrupt acts as a clock and the rising (or falling) edge of the interrupt signal causes an interrupt to be recorded) or level-triggered (the interrupt controller samples the interrupt signal at certain times and records an interrupt if the input is asserted.

Exercise: The 8259 PIC is configured for edge-triggered interrupts. Is it possible to share the interrupt request inputs by wire-OR'ing several interrupt sources? Why or why not? What if the inputs were active-low?

Sample 80386/8259 ISR

The code below shows an 80386 assembly language program that includes an ISR. The program sets up an ISR for interrupt number 8 (the timer interrupt on the IBM PC). The ISR simply decrements a count. The main program waits until the count reaches zero and then terminates.

The timer interrupt on the IBM PC is driven by a clock that generates one interrupt every 55 milliseconds. With the initial count value provided below the program waits for 15 seconds before terminating.

The main program saves and restores the previous timer interrupt vector.

When the ISR begins execution only the IP and CS registers will have been initialized. Any other segment registers that will be used in the ISR must be explicitly loaded. In this case the code and data areas are located in the same segment so DS can be loaded from CS.

On entry to the ISR only the IP, CS and flags registers will have been saved on the caller's stack. *Any other registers used by the ISR must be saved* when starting the ISR and restored before returning. Otherwise the state of the interrupted code will be changed by the ISR and this is likely to cause seemingly-random failures in other programs.

```
; example of program using an ISR for
; IBM PC timer interrupt
;
                4*(8+0) ; location of vector for IRO
isrvec equ
code segment public
                        ; .COM file setup
    assume cs:code,ds:code
     orq
             100h
start:
                ax,0
                        ; use ExtraSegment to access
        mov
        mov
                es,ax
                       ; vectors in segment 0
; save old interrupt vector
        mov
                ax,es:[isrvec]
                prevoff,ax
        mov
                ax,es:[isrvec+2]
        mov
                prevseg,ax
        mov
; set up new vector
        cli
                ; disable interrupts until
                ; vector update is complete
                ax, offset isr
        mov
                es:[isrvec].ax
        mov
                ax,cs
        mov
        mov
                es:[isrvec+2],ax
        sti
                ; re-enable interrupts
; wait until ISR decrements count to zero
:gool
       mov
                ax, count
                ax,0
        cmp
        jnz
                loop
; restore old interrupt vector
        cli
                ; disable interrupts until
                ; vector update is complete
                ax,prevoff
        mov
                                ; restore prev.
                es:[isrvec],ax ; offset/segment
        mov
        mov
                ax,prevseg
                es:[isrvec+2],ax
        mov
        sti
                                ; re-enable
                                ; interrupts
; return to DOS
                20h
        int
; storage for demonstration program
```

count dw 273

?

prevoff dw

prevseg dw ? ; The ISR itself:

```
isr:
       mov
               cs:tmpax,ax
                              ; save working registers
               ax,ds
       mov
       mov
               cs:tmpds,ax
               ax,cs ; set up DS
       mov
       mov
               ds,ax
       mov
               ax,count
                      ; don't decrement if already zero
               ax,0
       cmp
               isr1
       jΖ
       sub
               ax,1
                      ; decrement count
       mov
               count,ax
isr1:
       mov
               al,20h ; write EOI command to 8259 PIC
               20h,al ; to re-enable interrupts
       out
               ax,tmpds
                             ; restore working registers
       mov
               ds,ax
       mov
               ax,cs:tmpax
       mov
                       ; return from ISR and
       iret
                       ; re-enable interrupts
tmpax
       dw
               ?
tmpds
       dw
               ?
code
       ends
       end
               start
```

Exercise: Why must interrupts be disabled while updating the interrupt vector?

Exercise: How will the PC's time of day change when this program is run? What would happen if the interrupt were not restored?

Exercise: Could a stack be used to save the values of the registers that will be changed in the ISR? Which stack? What are the advantages and disadvantages of doing so?