Solution to Assignment 5 Timing Analysis

Question 1

Flash Read Cycle

H = 5ns. All times in nanoseconds. Note that if the margin is zero the specification is met.

Timing Requirements

CPU Read Cycle

$t_{a(A)M1}$	4H - 8 = 12
t _{su(D)R}	5
<i>t</i> _{h(D)R}	0

CPU Write Cycle

No timing requirements.

RAM Read Cycle



Timing Analysis

No timing requirements.

CPU Requirements - RAM Read Cycle

	req'd	expression	margin
$t_{a(A)M1}$	12	$t_{\rm AA}$ or $t_{\rm CO} = 10$	2
t _{su(D)R}	5	$4H - t_{\rm d(CLKL-A)} - t_{\rm AA} =$	
		20 - 4 - 10 = 6	1
<i>t</i> _{h(D)R}	0	$t_{\rm OH} + t_{\rm d(CLKL-A)} =$	
		3 + -1 = 2	2

CPU Requirements - Flash Read Cycle

RAM Write Cycle

The circuit shown in the assignment is incorrect because a write cycle could only be terminated by either DS* (CS*) or R/W* (WE*) going high. Consecutive write cycles therefore would not terminate. The following analysis assumes that the write cycle will be terminated by either DS* or R/W* going high (write cycle 3 or 2 respectively).

t _{WC}	10
<i>t</i> _{CW}	7
t _{AS}	0
$t_{\rm AW}$	7
$t_{\rm WP1}$	10
$t_{\rm BW}$	7
t _{WR}	0
$t_{\rm DW}$	5
t _{DH}	0

	req'd	expression	margin
$t_{a(A)M1}$	12	$t_{\rm ACC}$ or $t_{\rm CE} = 55$	-43
t _{su(D)R}	5	$4H - t_{d(CLKL-A)} - t_{ACC} =$	
		20 - 4 - 55 = -39	-44
<i>t</i> _{h(D)R}	0	$t_{\rm OH} + t_{\rm d(CLKL-A)}$	
		0 + -1 = -1	-1

For the first two requirements an additional 5 wait states (50 ns) would be required to meet the requirements. The hold time requirement cannot be met by adding wait states.

RAM Requirements - CPU Read Cycle

	req'd	expression	margin
<i>t</i> _{RC}	10	4H = 20	10

RAM Requirements - CPU Write Cycle

	req'd	expression	margin
t _{WC}	10	4H = 20	10
<i>t</i> _{CW}	7	4H = 20	13
t _{AS}	0	?	?
$t_{\rm AW}$	7	4H = 20	13
$t_{\rm WP1}$	10	4H = 20	10
$t_{\rm BW}$	7		
t _{WR}	0	?	?
$t_{\rm DW}$	5	$2H - t_{d(CLKL-D)W} + t_{d(CLKL-A)} =$	
		10 - 4 - 1 = 5	0
t _{DH}	0	$t_{d(CLKL-MSH)} + t_{h(D)MSH} + t_{d(CLKL-A)} =$	
		-1+5+-1=3	3

When evaluating the guaranteed cycle time (t_{WC}) and pulse widths on R/W* and DS* (t_{CW} and t_{WP1}) I have assumed that the timing delays will be constant from bus cycle to bus cycle (i.e. that each bus cycle is exactly 4H long). If you did not make this assumption then the pulse widths would be 5 ns smaller (max to min range of $t_{d(CLKL-A)}$).

The CPU address setup time (t_{AS}) and write recovery time (t_{WR}) are not specified, and it would be wrong to assume a value of 0 simply by looking at the timing diagram.

Since UB* and LB* are tied low, the t_{BW} duration requirements will always be met.

The data hold time can only be obtained indirectly by looking at the timing of the MSTRB signal. This sort of indirect analysis isn't always valid.