



1164 PACKAGES QUICK REFERENCE CARD

Revision 2.0

<i>{} bold <i>italic</i></i>	Grouping Repeated As is VHDL-93	[] CAPS c	Optional Alternative User identifier commutative
b	BIT		
bv	BIT_VECTOR		
u/l	STD_ULOGIC/STD_LOGIC		
uv	STD_ULOGIC_VECTOR		
lv	STD_LOGIC_VECTOR		
un	UNSIGNED		
sg	SIGNED		
in	INTEGER		
na	NATURAL		
sm	SMALL_INT		
na	(subtype INTEGER range 0 to 1)		

1. IEEE's STD_LOGIC_1164

1.1. Logic Values

'U'	Uninitialized
'X/W'	Strong/Weak unknown
'0/L'	Strong/Weak 0
'1/H'	Strong/Weak 1
'Z'	High Impedance
'-'	Don't care

1.2. PREDEFINED TYPES

STD_ULOGIC	Base type
Subtypes:	
STD_LOGIC	
X01	Resolved STD_ULOGIC
X01Z	Resolved X, 0 & 1
X01	Resolved X, 0, 1 & Z
UX01Z	Resolved U, X, 0 & 1
UX01	Resolved U, X, 0, 1 & Z
STD_ULOGIC_VECTOR(na to downto na)	Array of STD_ULOGIC
STD_LOGIC_VECTOR(na to downto na)	Array of STD_LOGIC

1.4. CONVERSION FUNCTIONS

From	To	Function
u/l	b	TO_BIT(from, xmap)
uv,lv	bv	TO_BITVECTOR(from, xmap)
b	u/l	TO_STDLOGIC(from)

2. IEEE's NUMERIC_STD

2.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of STD_LOGIC
SIGNED(na to | downto na) Array of STD_LOGIC

2.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs	-	sg	sg
	*	sg	sg
un	+, -, *, /, rem, mod	un	sg
sg	+, -, *, /, rem, mod _c	na	sg
sg	+, -, *, /, rem, mod _c	in	sg
un	<,>, <=,>=, =, /=	un	bool
sg	<,>, <=,>=, =, /=	na	bool
sg	<,>, <=,>=, =, /= _c	in	bool

2.3. PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
RESIZE(un, na)	un
RESIZE(sg, na)	sg

3.4. CONVERSION FUNCTIONS

From	To	Function
un,bv	sg	SIGNED(from)
sg,bv	un	UNSIGNEDED(from)
un,sq	bv	BIT_VECTOR(from)
un,sq	in	TO_INTEGER(from)
na	un	TO_UNSIGNED(from)
in	sg	TO_SIGNED(from)

3. IEEE's NUMERIC_BIT

3.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of BIT
SIGNED(na to | downto na) Array of BIT

3.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs	-	sg	sg
	*	sg	sg
un	+, -, *, /, rem, mod	sg	sg
sg	+, -, *, /, rem, mod _c	na	sg
sg	+, -, *, /, rem, mod _c	in	sg
un	<,>, <=,>=, =, /=	un	bool
sg	<,>, <=,>=, =, /=	na	bool
sg	<,>, <=,>=, =, /= _c	in	bool

1.3. OVERLOADED OPERATORS

Description	Left	Operator	Right
bitwise-and	u/l,uv,lv	and, nand	u/l,uv,lv
bitwise-or	u/l,uv,lv	or, nor	u/l,uv,lv
bitwise-xor	u/l,uv,lv	xor, xnor	u/l,uv,lv
bitwise-not		not	u/l,uv,lv

From	To	Function
un,lv	sg	SIGNEDED(from)
sg,lv	un	UNSIGNEDED(from)
un,sq	lv	STD_LOGIC_VECTOR(from)
na	in	TO_INTEGER(from)
in	sg	TO_UNSIGNEDED(from)

© 1995, 1996 Qualis Design Corporation. Permission to reproduce and distribute verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.