

## ADSP-21065L

### PIN DESCRIPTIONS

ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TD1). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{\text{RST}}$ ).  
Unused inputs should be tied or pulled to VDD or GND, except for ADIR<sub>23:0</sub>, DATA<sub>A15:0</sub>, FLAG<sub>I1:0</sub>, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, D'TxX, DRxX, TCLKs, RCLKs, TMS, and TTD)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

S = Synchronous  
A = Asynchronous  
P = Power Supply  
G = Ground  
I = Input  
O = Output  
T = Three-state (when  $\overline{\text{SETTS}}$  is asserted, or when the ADSP-21065L is a bus slave)  
(O/D) = Open Drain  
(A/D) = Active Drive

Pin	Type	Function
ADDR <sub>23:0</sub>	I/O/T	<b>External Bus Address.</b> The ADSP-21065L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L. The ADSP-21065L inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers.
DATA <sub>31:0</sub>	I/O/T	<b>External Bus Data.</b> The ADSP-21065L inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31–0. 16-bit short word data is transferred over bits 15–0 of the bus. Pull-up resistors on unused DATA pins are not necessary.
MS <sub>3:0</sub>	I/O/T	<b>Memory Select Lines.</b> These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR <sub>2:24</sub> are decoded into MS <sub>3:0</sub> . <sup>1</sup> The MS <sub>3:0</sub> lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS <sub>3:0</sub> lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an MS <sub>3:0</sub> line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the MS <sub>3:0</sub> lines are output by the bus master.
RD	I/O/T	<b>Memory Read Stroke.</b> This pin is asserted when the ADSP-21065L reads from external memory devices or from the IOP register of another ADSP-21065L. External devices (including another ADSP-21065L) must assert RD to read from the ADSP-21065L's IOP registers. In a multiprocessor system, RD is output by the bus master and is input by another ADSP-21065L.
WR	I/O/T	<b>Memory Write Stroke.</b> This pin is asserted when the ADSP-21065L writes to external memory devices or to the IOP register of another ADSP-21065L. External devices must assert WR to write to the ADSP-21065L's IOP registers. In a multiprocessor system, WR is output by the bus master and is input by the other ADSP-21065L.
SW	I/O/T	<b>Synchronous Write Select.</b> This signal interfaces the ADSP-21065L to synchronous memory devices (including another ADSP-21065L). The ADSP-21065L asserts SW to provide an early indication of an impending write cycle, which can be aborted if WR is not later asserted (e.g., in a conditional write instruction). In a multiprocessor system, SW is output by the bus master and is input by the other ADSP-21065L to determine if the multiprocessor access is a read or write. SW is asserted at the same time as the address output.
ACK	I/O/S	<b>Memory Acknowledge.</b> External devices can deassert ACK to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
SBTS	I/S	<b>Suspend Bus Three-State.</b> External devices can assert SBTS to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L deadlock.
$\overline{\text{IRQ}}_{11:0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive. Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.

## ADSP-21065L

### POWER DISSIPATION ADSP-21065L

These specifications apply to the internal power portion of V<sub>DD</sub> only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note SHARC Power Dissipation Measurements.

Specifications are based on the following operating scenarios:

Table II. Internal Current Measurements

Operation	Peak Activity (I <sub>DYNHIGH</sub> )	High Activity (I <sub>DYNHIGH</sub> )	Low Activity (I <sub>DYNLOW</sub> )
Instruction Type	Multipunction Cache	Multipunction Internal Memory	Single Function Internal Memory
Instruction Fetch	2 per Cycle (DM and PM) 1 per Cycle	1 per Cycle (DM) 1 per 2 Cycles	None 1 per 2 Cycles
Core Memory Access			
Internal Memory DMA			

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:  

$$\% \text{PEAK} \times I_{DYNHIGH} + \% \text{HIGH} \times I_{DYNHIGH} + \% \text{LOW} \times I_{DYNLOW} + \% \text{IDLE} \times I_{DYNIDLE} = \text{POWER CONSUMPTION}$$

Table III. Internal Current Measurement Scenarios

Parameter	Test Conditions	Max	Units
I <sub>DYNPEAK</sub>	Supply Current (Internal) <sup>1</sup>	470	mA
I <sub>DYNHIGH</sub>	Supply Current (Internal) <sup>2</sup>	510	mA
I <sub>DYNLOW</sub>	Supply Current (Internal) <sup>3</sup>	275	mA
I <sub>IDLE</sub>	Supply Current (IDLE) <sup>4</sup>	300	mA
I <sub>DYNIDLE</sub>	Supply Current (IDLE) <sup>5</sup>	240	mA

NOTES

<sup>1</sup>The test program used to measure I<sub>DYNHIGH</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>2</sup>I<sub>DYNHIGH</sub> is a composite average based on a range of high activity code.

<sup>3</sup>I<sub>DYNLOW</sub> is a composite average based on a range of low activity code.

<sup>4</sup>IDLE denotes ADSP-21065L state during execution of IDLE16 instruction.

<sup>5</sup>IDLE16 denotes ADSP-21065L state during execution of IDLE16 instruction.

### TIMING SPECIFICATIONS

#### General Notes

Two speed grades of the ADSP-21065L are offered, 60 MHz and 66 MHz instruction rates. The specifications shown are based on a CLKIN frequency of 30 MHz ( $t_{CK} = 33.3$  ns). The DT derating allows specification at other CLKIN frequencies (within the minimum range of the  $t_{CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 33.3 ns:

$$DT = (t_{CK} - 33.3)/32$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times. See Figure 27 in Equivalent Device Loading for AC Measurements (Includes All Fixtures) for voltage reference levels.

