

FLASH MEMORY

MT28F800B5 MT28F008B5

5V Only, Dual Supply (Smart 5)


FEATURES

- Boot block architecture: 16KB/8K-word boot block (protected) Two 8KB/4K-word parameter blocks Eight main memory blocks
- 5V-only, dual-supply operation: $5V \pm 10\% \ Vcc$
 - 5V ±10% VPP (12V VPP tolerant)
- Address access times: 80ns
- · Industry-standard pinouts
- · Automated write and erase algorithm
- Two-cycle WRITE/ERASE sequence
- TSOP and SOP packaging options
- Byte- or word-wide READ and WRITE (MT28F800B5): 1 Meg x 8/512K x 16

| OPTIONS | MARKING |
|--|------------|
| Timing | |
| 80ns | -8 |
| Configurations | |
| 1 Meg x 8 | MT28F008B5 |
| 512K x 16/1 Meg x 8 | MT28F800B5 |
| Boot Block Starting Address | |
| Тор | T |
| Bottom | В |
| Operating Temperature Range | |
| Extended (- 40° C to + 85° C) | ET |
| Commercial (0°C to +70°C) | None |
| Packages | |
| Plastic 40-pin TSOP Type 1 (10mm x 20mm | • |
| Plastic 48-pin TSOP Type 1 (12mm x 20mm | • |
| Plastic SOP (600 mil) | SG |
| Part Marking Example: MT28F800B5W6 | G-8 BET |

GENERAL DESCRIPTION

The MT28F008B5 (x8) and MT28F800B5 (x16/x8) are nonvolatile, electrically block-erasable (flash), programmable read-only memories containing 8,388,608 bits organized as 524,288 words by 16 bits or 1,048,576 words by 8 bits. Writing or erasing the device is done with a 5V VPP voltage (12V-tolerant), while all operations are performed with a 5V Vcc (VPP \geq Vcc). These devices are fabricated with Micron's advanced CMOS floating-gate process.



The MT28F008B5 and MT28F800B5 are organized into separately erasable blocks. To ensure that critical firmware is protected from accidental erasure or overwrite, the device features a hardware-protected boot block. This block may be used to store code implemented in low-level system recovery. The remaining blocks vary in density and are written and erased with no additional security measures.

Please refer to Micron's Web site (www.micron.com/flash/htmls/datasheets.html) for the latest data sheet revisions.



PIN ASSIGNMENT (Top View)

48-Pin TSOP Type I

| A14 | A15 | 1 ● | | 48 | | A16 |
|--|-----|-----|-----|----|---------------|----------|
| A12 | A14 | 2 | \ \ | 47 | $\overline{}$ | BYTE# |
| A11 | A13 | 3 | | 46 | | Vss |
| A10 | A12 | 4 | \ \ | 45 | | DQ15/A-1 |
| A9 | A11 | 5 | \ \ | 44 | | DQ7 |
| A8 | A10 | 6 | | 43 | | DQ14 |
| NC 9 NC 10 NC 11 NC 11 NC 15 N | A9 | 7 | | 42 | | DQ6 |
| NC | A8 | 8 | | 41 | | DQ13 |
| WE# 11 38 DQ4 RP# 12 Vcc Vcp 13 36 DQ11 WP# 14 35 DQ3 NC 15 15 34 DQ10 A18 16 33 DQ2 A17 17 17 A7 18 31 DQ1 A6 19 30 DQ8 A5 20 A4 21 28 OE# A3 22 27 Vss A2 23 26 CE# | NC | 9 | 1 1 | 40 | $\overline{}$ | DQ5 |
| RP# | NC | 10 | 1 1 | 39 | | DQ12 |
| VP# 13 36 DQ11 WP# 14 35 DQ3 NC 15 34 DQ10 A18 16 33 DQ2 A17 17 32 DQ9 A7 18 31 DQ1 A6 19 30 DQ8 A5 20 29 DQ0 A4 21 28 OE# A3 22 27 Vss A2 23 26 CE# | WE# | 11 | \ \ | 38 | | DQ4 |
| WP# | RP# | 12 | \ \ | 37 | | Vcc |
| NC | | 13 | | 36 | | |
| A18 | | | | 35 | | |
| A17 | | | | | | |
| A7 | | | | | | |
| A6 | | 17 | \ \ | | | |
| A5 | | 18 | | | | |
| A4 21 28 0E# A3 22 27 Vss A2 23 26 CE# | | | | | | |
| A3 22 27 Vss A2 23 26 CE# | | | | | | |
| A2 = 23 \ \ 26 = CE# | | 21 | | | | |
| | | | | | | |
| A1 24 \ \ 25 \ A0 | | | | | | |
| | A1 | 24 | | 25 | | A0 |

ORDER NUMBER AND PART MARKING

MT28F800B5WG-8 B MT28F800B5WG-8 T MT28F800B5WG-8 BET MT28F800B5WG-8 TET


44-Pin SOP

| VPP | d | 1 • | 44 | þ | RP# |
|------|---|-----|----|---|----------|
| A18 | | 2 | 43 | Þ | WE# |
| A17 | Д | 3 | 42 | þ | A8 |
| A7 | П | 4 | 41 | Þ | A9 |
| A6 | П | 5 | 40 | Þ | A10 |
| A5 | | 6 | 39 | Þ | A11 |
| A4 | | 7 | 38 | Þ | A12 |
| А3 | Д | 8 | 37 | Þ | A13 |
| A2 | П | 9 | 36 | Þ | A14 |
| A1 | | 10 | 35 | Þ | A15 |
| A0 | | 11 | 34 | Þ | A16 |
| CE# | П | 12 | 33 | Þ | BYTE# |
| Vss | П | 13 | 32 | Þ | Vss |
| OE# | П | 14 | 31 | Þ | DQ15/A-1 |
| DQ0 | П | 15 | 30 | Þ | DQ7 |
| DQ8 | П | 16 | 29 | Þ | DQ14 |
| DQ1 | П | 17 | 28 | Þ | DQ6 |
| DQ9 | | 18 | 27 | Þ | DQ13 |
| DQ2 | П | 19 | 26 | Þ | DQ5 |
| DQ10 | | 20 | 25 | þ | DQ12 |
| DQ3 | П | 21 | 24 | þ | DQ4 |
| DQ11 | ф | 22 | 23 | þ | Vcc |
| | | | | | |

ORDER NUMBER AND PART MARKING

MT28F800B5SG-8 B MT28F800B5SG-8 T MT28F800B5SG-8 BET MT28F800B5SG-8 TET

40-Pin TSOP Type I




ORDER NUMBER AND PART MARKING

MT28F008B5VG-8 B MT28F008B5VG-8 T MT28F008B5VG-8 BET MT28F008B5VG-8 TET







Does not apply to MT28F800B5SG.
 Does not apply to MT28F008B5.

NOTE:



ADVANCED

PIN DESCRIPTIONS

| TSOP (48) PIN NUMBERS | TSOP (40) PIN NUMBERS | SOP (44) PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|--|--|--|------------------|------------------|--|
| 11 | 9 | 43 | WE# | Input | Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command execution logic (CEL) or to the memory array. |
| 14 | 12 | - | WP# | Input | Write Protect: Unlocks the boot block when HIGH if VPP = VPPH1 (5V) or VPPH2 (12V) and RP# = VIH during a WRITE or ERASE. Does not affect WRITE or ERASE operation on other blocks. |
| 26 | 22 | 12 | CE# | Input | Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode. |
| 12 | 10 | 44 | RP# | Input | Reset/Power-Down: When LOW, RP# clears the status register, sets the internal state machine (ISM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are "Don't Care," and all outputs are High-Z. RP# unlocks the boot block and overrides the condition of WP# when at VHH (12V), and must be held at VIH during all other modes of operation. |
| 28 | 24 | 14 | OE# | Input | Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled. |
| 47 | _ | 33 | BYTE# | Input | Byte Enable: If BYTE# = HIGH, the upper byte is active through DQ8-DQ15. If BYTE# = LOW, DQ8-DQ14 are High-Z, and all data is accessed through DQ0-DQ7. DQ15/A-1 becomes the least significant address input. |
| 25, 24, 23, 22, 21, 20, 19, 18, 8, 7, 6, 5, 4, 3, 2, 1, 48, 17, 16 | 21, 20, 19, 18, 17, 16, 15, 14, 8, 7, 36, 6, 5, 4, 3, 2, 1, 40, 13, 37 | 11, 10, 9, 8, 7, 6, 5, 4, 42, 41, 40, 39, 38, 37, 36, 35, 34, 3, 2 | A0-A18/ (A19) | Input | Address Inputs: Select a unique 16-bit word or 8-bit byte. The DQ15/A-1 input becomes the lowest order address when BYTE# = LOW (MT28F800B5) to allow for a selection of an 8-bit byte from the 1,048,576 available. |
| 45 | _ | 31 | DQ15/ A-1 | Input/ Output | Data I/O: MSB of data when BYTE# = HIGH. Address Input: LSB of address input when BYTE# = LOW during READ or WRITE operation. |
| 29, 31, 33, 35, 38, 40, 42, 44 | 25, 26, 27, 28, 32, 33, 34, 35 | 15, 17, 19, 21, 24, 26, 28, 30 | DQ0- DQ7 | Input/ Output | Data I/Os: Data output pins during any READ operation or data input pins during a WRITE. These pins are used to input commands to the CEL. |
| 30, 32, 34, 36, 39, 41, 43 | - | 16, 18, 20, 22, 25, 27, 29 | DQ8- DQ14 | Input/ Output | Data I/Os: Data output pins during any READ operation or data input pins during a WRITE when BYTE# = HIGH. These pins are High-Z when BYTE# is LOW. |



PIN DESCRIPTIONS (continued)

| TSOP (48) PIN NUMBERS | TSOP (40) PIN NUMBERS | SOP (44) PIN NUMBERS | SYMBOL | TYPE | DESCRIPTION |
|--------------------------|--------------------------|-------------------------|--------|--------|---|
| 9, 10, 15 | 29, 38 | 44 | NC | - | No Connect: These pins may be driven or left unconnected. |
| 13 | 11 | 1 | VPP | Supply | Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the WRITE or ERASE, VPP must be at VPPH1 (5V) or VPPH2 (12V) ¹ . VPP = "Don't Care" during all other operations. |
| 37 | 30, 31 | 23 | Vcc | Supply | Power Supply: +5V ±10%. |
| 27, 46 | 23, 39 | 13, 32 | Vss | Supply | Ground. |

NOTE: 1. 12V VPP may be used for a maximum of 100 WRITE/ERASE cycles and may be connected for a maximum of 100 hours.



TRUTH TABLE (MT28F800B5)1

| FUNCTION | RP# | CE# | OE# | WE# | WP# | BYTE# | A0 | A9 | V PP | DQ0-DQ7 | DQ8-DQ14 | DQ15/A-1 |
|--|------------------------|-----|-----|-----|-----|-------|----|-----|-------------|----------|----------|----------|
| Standby | Н | Н | Х | Х | Х | Х | Χ | Х | Х | High-Z | High-Z | High-Z |
| RESET | L | Х | Х | Х | Х | Х | Χ | Х | Х | High-Z | High-Z | High-Z |
| READ | | | | | | | | | | • | | |
| READ (word mode) | Н | L | L | Н | Х | Н | Χ | Х | Х | Data-Out | Data-Out | Data-Out |
| READ (byte mode) | Н | L | L | Н | Х | L | Χ | Χ | Х | Data-Out | High-Z | A-1 |
| Output Disable | Н | L | Н | Н | Х | Х | Χ | Χ | Χ | High-Z | High-Z | High-Z |
| WRITE/ERASE (EXCEPT BOOT BLOC | K) ² | | | | | | | | | | | |
| ERASE SETUP | Н | L | Н | L | Х | Х | Χ | Х | Х | 20H | X | Х |
| ERASE CONFIRM ³ | Н | L | Н | L | Х | Х | Χ | Х | VPPH | D0H | X | X |
| WRITE SETUP | Н | L | Н | L | Х | Х | Χ | Χ | Х | 10H/40H | X | Х |
| WRITE (word mode) ⁴ | Н | L | Н | L | Х | Н | Χ | Χ | VPPH | Data-In | Data-In | Data-In |
| WRITE (byte mode) ⁴ | Н | L | Н | L | Х | L | Χ | Х | VPPH | Data-In | X | A-1 |
| READ ARRAY ⁵ | Н | L | Н | L | Х | Х | Χ | Χ | Х | FFH | Х | Х |
| WRITE/ERASE (BOOT BLOCK) ^{2, 7} | | | | | | | | | | | | |
| ERASE SETUP | Н | L | Н | L | Х | Х | Χ | Х | Х | 20H | X | Х |
| ERASE CONFIRM ³ | Vнн | L | Н | L | Х | Х | Χ | Х | VPPH | D0H | X | X |
| ERASE CONFIRM ^{3, 6} | Н | L | Н | L | Н | Χ | Χ | Х | VPPH | D0H | Х | Х |
| WRITE SETUP | Н | L | Н | L | Х | Х | Χ | Χ | Х | 10H/40H | Х | Х |
| WRITE (word mode) ⁴ | Vнн | L | Н | L | Х | Н | Χ | Х | VPPH | Data-In | Data-In | Data-In |
| WRITE (word mode) ^{4, 6} | Н | L | Н | L | Н | Н | Χ | Х | VPPH | Data-In | Data-In | Data-In |
| WRITE (byte mode) ⁴ | Vнн | L | Н | L | Х | L | Χ | Х | VPPH | Data-In | X | A-1 |
| WRITE (byte mode) ^{4, 6} | Н | L | Н | L | Н | L | Χ | Х | VPPH | Data-In | X | A-1 |
| READ ARRAY ⁵ | Н | L | Н | L | Х | Х | Χ | Х | Х | FFH | X | X |
| DEVICE IDENTIFICATION ^{8, 9} | | | | | | | | | | | | |
| Manufacturer Compatibility (word mode) ¹⁰ | Н | L | L | Н | Х | Н | L | VID | Х | 89H | 00H | - |
| Manufacturer Compatibility (byte mode) | Н | L | L | Н | Х | П | L | VID | Х | 89H | High-Z | Х |
| Device (word mode, top boot) ¹⁰ | Н | L | L | Н | Х | I | Н | VID | Х | 9CH | 88H | - |
| Device (byte mode, top boot) | Н | L | L | Н | Х | L | Н | VID | Х | 9CH | High-Z | Х |
| Device (word mode, bottom boot) ¹⁰ | Н | L | L | Н | Χ | Н | Н | Vid | Х | 9DH | 88H | _ |
| Device (byte mode, bottom boot) | Н | L | L | Н | Х | L | Н | VID | Χ | 9DH | High-Z | Х |

- L = VIL (LOW), H = VIH (HIGH), X = VIL or VIH ("Don't Care").
- 2. $V_{PPH} = V_{PPH1} = 5V$ or $V_{PPH2} = 12V$.
- Operation must be preceded by ERASE SETUP command.
- Operation must be preceded by WRITE SETUP command.
- 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
- 6. When WP# = VIH, RP# may be at VIH or VHH.
- 7. $V_{HH} = 12V$.
- 8. VID = 12V; may also be read by issuing the IDEN-TIFY DEVICE command.
- 9. A1-A8, A10-A18 = VIL.
- 10. Value reflects DQ8-DQ15.



TRUTH TABLE (MT28F008B5)1

| FUNCTION | RP# | CE# | OE# | WE# | WP# | A0 | A9 | V PP | DQ0-DQ7 | | |
|--|------|-----|-----|-----|-----|----|-----|-------------|----------|--|--|
| Standby | Н | Н | Х | Х | Х | Χ | Х | Х | High-Z | | |
| RESET | L | X | Х | X | X | Х | X | X | High-Z | | |
| READ | READ | | | | | | | | | | |
| READ | Н | L | L | Н | X | Χ | X | X | Data-Out | | |
| Output Disable | Н | L | Н | Н | Х | Х | X | X | High-Z | | |
| WRITE/ERASE (EXCEPT BOOT BLOCK) ² | ! | | | | | | | | | | |
| ERASE SETUP | Н | L | Н | L | X | Х | X | X | 20H | | |
| ERASE CONFIRM ³ | Н | L | Н | L | Х | Χ | Х | Vррн | D0H | | |
| WRITE SETUP | Н | L | Н | L | Х | Χ | X | X | 10H/40H | | |
| WRITE ⁴ | Н | L | Н | L | Х | Χ | X | Vррн | Data-In | | |
| READ ARRAY ⁵ | Н | L | Н | L | Х | Χ | Х | Х | FFH | | |
| WRITE/ERASE (BOOT BLOCK) ^{2, 7} | | | | | | | | | | | |
| ERASE SETUP | Н | L | Н | L | X | Х | X | X | 20H | | |
| ERASE CONFIRM ³ | Vнн | L | Н | L | Х | Χ | X | Vррн | D0H | | |
| ERASE CONFIRM ^{3, 6} | Н | L | Н | L | Н | Χ | Х | Vррн | D0H | | |
| WRITE SETUP | Н | L | Н | L | X | X | X | X | 10H/40H | | |
| WRITE ⁴ | Vнн | L | Н | L | Х | Χ | X | Vррн | Data-In | | |
| WRITE ^{4, 6} | Н | L | Н | L | Н | Χ | X | Vррн | Data-In | | |
| READ ARRAY | Н | L | Н | L | Х | Х | X | X | FFH | | |
| DEVICE IDENTIFICATION ^{8, 9} | | | | | | | | | | | |
| Manufacturer Compatibility | Н | L | L | Н | Х | L | VID | Х | 89H | | |
| Device (top boot) | Н | L | L | Н | Х | Н | VID | X | 98H | | |
| Device (bottom boot) | Н | L | L | Н | X | Н | VID | X | 99H | | |

- 1. $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} .
- 2. VPPH = VPPH1 = 5V or VPPH2 = 12V.
- 3. Operation must be preceded by ERASE SETUP command.
- 4. Operation must be preceded by WRITE SETUP command.
- 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
- 6. When WP# = VIH, RP# may be at VIH or VHH.
- 7. $V_{HH} = 12V$.
- 8. VID = 12V; may also be read by issuing the IDENTIFY DEVICE command.
- 9. A1-A8, A10-A19 = VIL.



FUNCTIONAL DESCRIPTION

The MT28F800B5 and MT28F008B5 flash memories incorporate a number of features to make them ideally suited for system firmware. The memory array is segmented into individual erase blocks. Each block may be erased without affecting data stored in other blocks. These memory blocks are read, written and erased with commands to the command execution logic (CEL). The CEL controls the operation of the internal state machine (ISM), which completely controls all WRITE, BLOCK ERASE and VERIFY operations. The ISM protects each memory location from overerasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

The Functional Description provides detailed information on the operation of the MT28F800B5 and MT28F008B5 and is organized into these sections:

- Overview
- Memory Architecture
- · Output (READ) Operations
- · Input Operations
- Command Set
- · ISM Status Register
- Command Execution
- Error Handling
- WRITE/ERASE Cycle Endurance
- Power Usage
- Power-Up

OVERVIEW

5V-ONLY, DUAL-SUPPLY OPERATION (Smart 5)

Smart 5 operation provides in-system, single-voltage operation. In normal operation and production programming, Vcc and Vpp can be 5V. Micron Smart 5 devices are also backwards-compatible to first-generation 12V Vpp devices. 12V Vpp may be used for a maximum of 100 WRITE/ERASE cycles and may be connected for a maximum of 100 hours.

ELEVEN INDEPENDENTLY ERASABLE MEMORY BLOCKS

The MT28F800B5 and MT28F008B5 are organized into eleven independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. A special boot block is hardware-protected against inadvertent erasure or writing by requiring either a super-voltage on the RP# pin or driving the WP# pin HIGH. (The WP# pin does not apply to the SOP package.) One of these two conditions must exist along with the

VPP voltage (5V or 12V) on the VPP pin before a WRITE or ERASE will be performed on the boot block. The remaining blocks require only the VPP voltage be present on the VPP pin before writing or erasing.

HARDWARE-PROTECTED BOOT BLOCK

This block of the memory array can be erased or written only when the RP# pin is taken to VhH or when the WP# pin is brought HIGH. (The WP# pin does not apply to the SOP package.) This provides additional security for the core firmware during in-system firmware updates should an unintentional power fluctuation or system reset occur. The MT28F800B5 and MT28F008B5 are available with the boot block starting at the bottom of the address space ("B" suffix) or the top of the address space ("T" suffix).

SELECTABLE BUS SIZE (MT28F800B5)

The MT28F800B5 allows selection of an 8-bit (1 Meg \times 8) or 16-bit (512K \times 16) data bus for reading and writing the memory. The BYTE# pin is used to select the bus width. In the \times 16 configuration, control data is read or written only on the lower 8 bits (DQ0-DQ7).

Data written to the memory array utilizes all active data pins for the selected configuration. When the x8 configuration is selected, data is written in byte form; when the x16 configuration is selected, data is written in word form.

INTERNAL STATE MACHINE (ISM)

BLOCK ERASE and BYTE/WORD WRITE timing are simplified with an ISM that controls all erase and write algorithms in the memory array. The ISM ensures protection against over-erasure and optimizes write margin to each cell.

During WRITE operations, the ISM automatically increments and monitors WRITE attempts, verifies write margin on each memory cell and updates the ISM status register. When BLOCK ERASE is performed, the ISM automatically overwrites the entire addressed block (eliminates overerasure), increments and monitors ERASE attempts, and sets bits in the ISM status register.

ISM STATUS REGISTER

The ISM status register allows an external processor to monitor the status of the ISM during WRITE and ERASE operations. Two bits of the 8-bit status register are set and cleared entirely by the ISM. These bits indicate whether the ISM is busy with an ERASE or WRITE task and when an ERASE has been suspended. Additional error information is set in three other bits: VPP status, write status and erase status.



COMMAND EXECUTION LOGIC (CEL)

The CEL receives and interprets commands to the device. These commands control the operation of the ISM and the READ path (i.e., memory array, ID register or status register). Commands may be issued to the CEL while the ISM is active. However, there are restrictions on what commands are allowed in this condition. See the Command Execution section for more detail.

DEEP POWER-DOWN MODE

To allow for maximum power conservation, the MT28F800B5 and MT28F008B5 feature a very low current, deep power-down mode. To enter this mode, the RP# pin is taken to Vss ± 0.2 V. In this mode, the current draw is a maximum of $8\mu A$. Entering deep power-down also clears the status register and sets the ISM to the read array mode.

MEMORY ARCHITECTURE

The MT28F800B5 and MT28F008B5 memory array architecture is designed to allow sections to be erased without disturbing the rest of the array. The array is divided into eleven addressable blocks that vary in size and are independently erasable. When blocks rather than the entire array are erased, total device endurance is enhanced, as is system

| WORD ADDRESS | BYTE ADDRESS | 3 |
|----------------------------|----------------------------|---------------------|
| 7FFFFH | FFFFFH | |
| 70000H | E0000H | 128KB Main Block |
| 6FFFFH | DFFFFH | 128KB Main Block |
| 60000H 5FFFFH | C0000H BFFFFH | |
| 50000H | A0000H | 128KB Main Block |
| 4FFFFH | 9FFFFH | 128KB Main Block |
| 40000H 3FFFFH | 80000H 7FFFFH | |
| 30000H 2FFFFH | 60000H 5FFFFH | 128KB Main Block |
| 2FFFFH | SFFFFH | 128KB Main Block |
| 20000H 1FFFFH | 40000H 3FFFFH | |
| 10000H | 20000H | 128KB Main Block |
| 0FFFFH | 1FFFFH | 96KB Main Block |
| 04000H 03FFFH 03000H | 08000H 07FFFH 06000H | 8KB Parameter Block |
| 02FFFH 02000H | 05FFFH 04000H | 8KB Parameter Block |
| 01FFFH | 03FFFH | 16KB Boot Block |
| 00000H | 00000H L | |

flexibility. Only the ERASE function is block-oriented. All READ and WRITE operations are done on a random-access basis

The boot block is protected from unintentional ERASE or WRITE with a hardware protection circuit that requires a super-voltage be applied to RP# or that the WP# pin be driven HIGH before erasure is commenced. The boot block is intended for the core firmware required for basic system functionality. The remaining ten blocks do not require either of these two conditions be met before WRITE or ERASE operations.

BOOT BLOCK

The hardware-protected boot block provides extra security for the most sensitive portions of the firmware. This 16KB block may only be erased or written when the RP# pin is at the specified boot block unlock voltage (VhH) of 12V or when the WP# pin is HIGH. During a WRITE or ERASE of the boot block, the RP# pin must be held at VhH or the WP# pin held HIGH until the WRITE or ERASE is completed. (The WP# pin does not apply to the SOP package.) The VPP pin must be at VPPH (5V or 12V) when the boot block is written to or erased.

| WORD ADDRESS | BYTE ADDRE | ss |
|----------------------------|----------------------------|---------------------|
| 7FFFFH 7E000H | FFFFFH FC000H | 16KB Boot Block |
| 7DFFFH 7D000H | FBFFFH FA000H | 8KB Parameter Block |
| 7CFFFH 7C000H 7BFFFH | F9FFFH F8000H F7FFFH | 8KB Parameter Block |
| 70000H | E0000H | 96KB Main Block |
| 6FFFFH | DFFFFH | 128KB Main Block |
| 60000H 5FFFFH | C0000H BFFFFH | 128KB Main Block |
| 50000H 4FFFFH | A0000H 9FFFFH | 128KB Main Block |
| 40000H 3FFFFH | 80000H 7FFFFH | 120KB Wall Block |
| 30000H | 60000H | 128KB Main Block |
| 2FFFFH | 5FFFFH | 128KB Main Block |
| 20000H 1FFFFH | 40000H 3FFFFH | 128KB Main Block |
| 10000H 0FFFFH | 20000H 1FFFFH | |
| 00000Н | 00000H | 128KB Main Block |

Bottom Boot - MT28F800B5/008B5xx-xxB

Top Boot - MT28F800B5/008B5xx-xxT

Figure 1 MEMORY ADDRESS MAPS



The MT28F800B5 and MT28F008B5 are available in two configurations, top or bottom boot block. The top boot block version supports processors of the x86 variety. The bottom boot block version is intended for 680X0 and RISC applications. Figure 1 illustrates the memory address maps associated with these two versions.

PARAMETER BLOCKS

The two 8KB parameter blocks store less sensitive and more frequently changing system parameters and also may store configuration or diagnostic coding. These blocks are enabled for erasure when the VPP pin is at VPPH. No supervoltage unlock or WP# control is required.

MAIN MEMORY BLOCKS

The eight remaining blocks are general-purpose memory blocks and do not require a super-voltage on RP# or WP# control to be erased or written. These blocks are intended for code storage, ROM-resident applications or operating systems that require in-system update capability.

OUTPUT (READ) OPERATIONS

The MT28F800B5 and MT28F008B5 feature three different types of READs. Depending on the current mode of the device, a READ operation will produce data from the memory array, status register or device identification register. In each of these three cases, the WE#, CE# and OE# inputs are controlled in a similar manner. Moving between modes to perform a specific READ will be covered in the Command Execution section.

MEMORY ARRAY

To read the memory array, WE# must be HIGH, and OE# and CE# must be LOW. Valid data will be output on the DQ pins once these conditions have been met and a valid address is given. Valid data will remain on the DQ pins until the address changes, or OE# or CE# goes HIGH, whichever occurs first. The DQ pins will continue to output new data after each address transition as long as OE# and CE# remain LOW.

The MT28F800B5 features selectable bus widths. When the memory array is accessed as a $512K \times 16$, BYTE# is HIGH, and data will be output on DQ0-DQ15. To access the memory array as a 1 Meg $\times 8$, BYTE# must be LOW, DQ8-DQ14 are High-Z, and all data is output on DQ0-DQ7. The DQ15/A-1 pin now becomes the lowest order address input so that 1,048,576 locations can be read.

After power-up or RESET, the device will automatically be in the array read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

STATUS REGISTER

Performing a READ of the status register requires the same input sequencing as a READ of the array except that the address inputs are "Don't Care." The status register contents are always output on DQ0-DQ7, regardless of the condition of BYTE# on the MT28F800B5. DQ8-DQ15 are LOW when BYTE# is HIGH, and DQ8-DQ14 are High-Z when BYTE# is LOW. Data from the status register is latched on the falling edge of OE# or CE#, whichever occurs last. If the contents of the status register change during a READ of the status register, either OE# or CE# may be toggled while the other is held LOW to update the output.

Following a WRITE or ERASE, the device automatically enters the status register read mode. In addition, a READ during a WRITE or ERASE will produce the status register contents on DQ0-DQ7. When the device is in the erase suspend mode, a READ operation will produce the status register contents until another command is issued, while in certain other modes, READ STATUS REGISTER may be given to return to the status register read mode. All commands and their operations are covered in the Command Set and Command Execution sections.

IDENTIFICATION REGISTER

A READ of the two 8-bit device identification registers requires the same input sequencing as a READ of the array. WE# must be HIGH, and OE# and CE# must be LOW. However, ID register data is output only on DQ0-DQ7, regardless of the condition of BYTE# on the MT28F800B5. A0 is used to decode between the two bytes of the device ID register; all other address inputs are "Don't Care." When A0 is LOW, the manufacturer compatibility ID is output, and when A0 is HIGH, the device ID is output. DQ8-DQ15 are High-Z when BYTE# is LOW. When BYTE# is HIGH, DQ8-DQ15 are 00H when the manufacturer compatibility ID is read and 88H when the device ID is read.

To get to the identification register read mode, READ IDENTIFICATION may be issued while the device is in certain other modes. In addition, the identification register read mode can be reached by applying a super-voltage (VID) to the A9 pin. Using this method, the ID register can be read while the device is in any mode. Once A9 is returned to VIL or VIH, the device will return to the previous mode.

INPUT OPERATIONS

The DQ pins are used either to input data to the array or to input a command to the CEL. A command input issues an 8-bit command to the CEL to control the mode of operation of the device. A WRITE is used to input data to the memory array. The following section describes both types of inputs. More information describing how to use the two types of inputs to write or erase the device is provided in the Command Execution section.



COMMANDS

To perform a command input, OE# must be HIGH, and CE# and WE# must be LOW. Addresses are "Don't Care" but must be held stable, except during an ERASE CONFIRM (described in a later section). The 8-bit command is input on DQ0-DQ7, while DQ8-DQ15 are "Don't Care" on the MT28F800B5. The command is latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. The condition of BYTE# has no effect on a command input.

MEMORY ARRAY

A WRITE to the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, OE# must be HIGH, CE#

and WE# must be LOW, and VPP must be set to VPPHI or VPPH2. Writing to the boot block also requires that the RP# pin be at VHH or WP# be HIGH. A0-A18 (A19) provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of CE# (CE#-controlled) or WE# (WE#-controlled), whichever occurs first. A WRITE must be preceded by a WRITE SETUP command. Details on how to input data to the array will be covered in the Write Sequence section.

Selectable bus sizing applies to WRITEs as it does to READs on the MT28F800B5. When BYTE# is LOW (byte mode), data is input on DQ0-DQ7, DQ8-DQ14 are High-Z, and DQ15 becomes the lowest order address input. When BYTE# is HIGH (word mode), data is input on DQ0-DQ15.

Table 1 COMMAND SET

| COMMAND | HEX CODE | DESCRIPTION |
|-----------------------|---------------|---|
| RESERVED | 00H | This command and all unlisted commands are invalid and should not be called. These commands are reserved to allow for future feature enhancements. |
| READ ARRAY | FFH | Must be issued after any other command cycle before the array can be read. It is not necessary to issue this command after power-up or RESET. |
| IDENTIFY DEVICE | 90H | Allows the device and manufacturer compatibility ID to be read. A0 is used to decode between the manufacturer compatibility ID (A0 = LOW) and device ID (A0 = HIGH). |
| READ STATUS REGISTER | 70H | Allows the status register to be read. Please refer to Table 2 for more information on the status register bits. |
| CLEAR STATUS REGISTER | 50H | Clears status register bits 3 through 5, which cannot be cleared by the ISM. |
| ERASE SETUP | 20H | The first command given in the two-cycle ERASE sequence. The ERASE will not be completed unless followed by ERASE CONFIRM. |
| ERASE CONFIRM/RESUME | D0H | The second command given in the two-cycle ERASE sequence. Must follow an ERASE SETUP command to be valid. Also used during an ERASE SUSPEND to resume the ERASE. |
| WRITE SETUP | 40H or 10H | The first command given in the two-cycle WRITE sequence. The write data and address are given in the following cycle to complete the WRITE. |
| ERASE SUSPEND | ВОН | Requests a halt of the ERASE and puts the device into the erase suspend mode. When the device is in this mode, only READ STATUS REGISTER, READ ARRAY and ERASE RESUME commands may be executed. |



COMMAND SET

To simplify writing of the memory blocks, the MT28F800B5 and MT28F008B5 incorporate an ISM that controls all internal algorithms for writing and erasing the floating gate memory cells. An 8-bit command set is used to control the device. Details on how to sequence commands are provided in the Command Execution section. Table 1 lists the valid commands.

ISM STATUS REGISTER

The 8-bit ISM status register (see Table 2) is polled to check for WRITE or ERASE completion or any related errors. During or following a WRITE, ERASE or ERASE SUSPEND, a READ operation will output the status register contents on DQ0-DQ7 without prior command. While the status register contents are read, the outputs will not be updated if there is a change in the ISM status unless OE# or

CE# is toggled. If the device is not in the write, erase, erase suspend or status register read mode, READ STATUS REGISTER (70H) can be issued to view the status register contents.

All of the defined bits are set by the ISM, but only the ISM and erase suspend status bits are reset by the ISM. The erase, write and VPP status bits must be cleared using CLEAR STATUS REGISTER. If the VPP status bit (SR3) is set, the CEL will not allow further WRITE or ERASE operations until the status register is cleared. This allows the user to choose when to poll and clear the status register. For example, the host system may perform multiple BYTE WRITE operations before checking the status register instead of checking after each individual WRITE. Asserting the RP# signal or powering down the device will also clear the status register.

Table 2 STATUS REGISTER

| STATUS BIT # | STATUS REGISTER BIT | DESCRIPTION |
|-----------------|--|---|
| SR7 | ISM STATUS 1 = Ready 0 = Busy | The ISMS bit displays the active status of the state machine during WRITE or BLOCK ERASE operations. The controlling logic polls this bit to determine when the erase and write status bits are valid. |
| SR6 | ERASE SUSPEND STATUS 1 = ERASE suspended 0 = ERASE in progress/completed | Issuing an ERASE SUSPEND places the ISM in the suspend mode and sets this and the ISMS bit to "1." The ESS bit will remain "1" until an ERASE RESUME is issued. |
| SR5 | ERASE STATUS 1 = BLOCK ERASE error 0 = Successful BLOCK ERASE | ES is set to "1" after the maximum number of ERASE cycles is executed by the ISM without a successful verify. ES is only cleared by a CLEAR STATUS REGISTER command or after a RESET. |
| SR4 | WRITE STATUS 1 = WORD/BYTE WRITE error 0 = Successful WORD/BYTE WRITE | WS is set to "1" after the maximum number of WRITE cycles is executed by the ISM without a successful verify. WS is only cleared by a CLEAR STATUS REGISTER command or after a RESET. |
| SR3 | VPP STATUS 1 = No VPP voltage detected 0 = VPP present | VPPS detects the presence of a VPP voltage. It does not monitor VPP continuously, nor does it indicate a valid VPP voltage. The VPP pin is sampled for 5V after WRITE or ERASE CONFIRM is given. VPPS must be cleared by CLEAR STATUS REGISTER or by a RESET. |
| SR0-2 | RESERVED | Reserved for future use. |



COMMAND EXECUTION

Commands are issued to bring the device into different operational modes. Each mode allows specific operations to be performed. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode, and Table 3 lists all command sequences required to perform the desired operation.

READ ARRAY

The array read mode is the initial state of the device upon power-up and after a RESET. If the device is in any other mode, READ ARRAY (FFH) must be given to return to the array read mode. Unlike the WRITE SETUP command (40H), READ ARRAY does not need to be given before each individual READ access.

IDENTIFY DEVICE

IDENTIFY DEVICE (90H) may be written to the CEL to enter the identify device mode. While the device is in this mode, any READ will produce the device identification when A0 is HIGH and manufacturer compatibility identification when A0 is LOW. The device will remain in this mode until another command is given.

WRITE SEQUENCE

Two consecutive cycles are needed to input data to the array. WRITE SETUP (40H or 10H) is given in the first cycle. The next cycle is the WRITE, during which the write address and data are issued and VPP is brought to VPPH. Writing to the boot block also requires that the RP# pin be brought to VHH or the WP# pin be brought HIGH at the same time VPP is brought to VPPH. The ISM will now begin to write the word or byte. VPP must be held at VPPH until the WRITE is completed (SR7 = 1).

While the ISM executes the WRITE, the ISM status bit (SR7) will be at 0, and the device will not respond to any commands. Any READ operation will produce the status register contents on DQ0-DQ7. When the ISM status bit (SR7) is set to a logic 1, the WRITE has been completed, and the device will go into the status register read mode until another command is given.

After the ISM has initiated the WRITE, it cannot be aborted except by a RESET or by powering down the part. Doing either during a WRITE will corrupt the data being written. If only the WRITE SETUP command has been given, the WRITE may be nullified by performing a null WRITE. To execute a null WRITE, FFH must be written

Table 3
COMMAND SEQUENCES

| | BUS CYCLES | 1ST CYCLE | | | | | | |
|---------------------------|---------------|--------------|---------|------|-----------|------------------|------|-------|
| COMMANDS | REQ'D | OPERATION | ADDRESS | DATA | OPERATION | CYCLE ADDRESS | DATA | NOTES |
| READ ARRAY | 1 | WRITE | X | FFH | | | | 1 |
| IDENTIFY DEVICE | 3 | WRITE | Х | 90H | READ | IA | ID | 2, 3 |
| READ STATUS REGISTER | 2 | WRITE | Х | 70H | READ | Х | SRD | 4 |
| CLEAR STATUS REGISTER | 1 | WRITE | Х | 50H | | | | |
| ERASE SETUP/CONFIRM | 2 | WRITE | Х | 20H | WRITE | ВА | D0H | 5, 6 |
| ERASE SUSPEND/RESUME | 2 | WRITE | X | вон | WRITE | X | D0H | |
| WRITE SETUP/WRITE | 2 | WRITE | Х | 40H | WRITE | WA | WD | 6, 7 |
| ALTERNATE WORD/BYTE WRITE | 2 | WRITE | Х | 10H | WRITE | WA | WD | 6, 7 |

- 1. Must follow WRITE or ERASE CONFIRM commands to the CEL in order to enable flash array READ cycles.
- 2. IA = Identify Address: 00H for manufacturer compatibility ID; 01H for device ID.
- 3. ID = Identify Data.
- 4. SRD = Status Register Data.
- 5. BA = Block Address (A12-A18 [A19]).
- 6. Addresses are "Don't Care" in first cycle but must be held stable.
- 7. WA = Address to be written; WD = Data to be written to WA.



when BYTE# is LOW, or FFFFH must be written when BYTE# is HIGH. Once the ISM status bit (SR7) has been set, the device will be in the status register read mode until another command is issued.

ERASE SEQUENCE

Executing an ERASE sequence will set all bits within a block to logic 1. The command sequence necessary to execute an ERASE is similar to that of a WRITE. To provide added security against accidental block erasure, two consecutive command cycles are required to initiate an ERASE of a block. In the first cycle, addresses are "Don't Care," and ERASE SETUP (20H) is given. In the second cycle, VPP must be brought to VPPH, an address within the block to be erased must be issued, and ERASE CONFIRM (D0H) must be given. If a command other than ERASE CONFIRM is given, the write and erase status bits (SR4 and SR5) will be set, and the device will be in the status register read mode.

After the ERASE CONFIRM (D0H) is issued, the ISM will start the ERASE of the addressed block. Any READ operation will output the status register contents on DQ0-DQ7. VPP must be held at VPPH until the ERASE is completed (SR7 = 1). Once the ERASE is completed, the device will be in the status register read mode until another command is issued. Erasing the boot block also requires that either the

RP# pin be set to Vhh or the WP# pin be held HIGH at the same time Vpp is set to Vpph.

ERASE SUSPENSION

The only command that may be issued while an ERASE is in progress is ERASE SUSPEND. This command allows other commands to be executed while pausing the ERASE in progress. Once the device has reached the erase suspend mode, the erase suspend status bit (SR6) and ISM status bit (SR7) will be set. The device may now be given a READ ARRAY, ERASE RESUME or READ STATUS REGISTER command. After READ ARRAY has been issued, any location not within the block being erased may be read. If ERASE RESUME is issued before SR6 has been set, the device will immediately proceed with the ERASE in progress.

ERROR HANDLING

After the ISM status bit (SR7) has been set, the VPP (SR3), write (SR4) and erase (SR5) status bits may be checked. If one or a combination of these three bits has been set, an error has occurred. The ISM cannot reset these three bits. To clear these bits, CLEAR STATUS REGISTER (50H) must be given. If the VPP status bit (SR3) is set, further WRITE or ERASE operations cannot resume until the status register is cleared. Table 4 lists the combination of errors.

Table 4 STATUS REGISTER ERROR DECODE¹

| STATUS BITS | | rs . | |
|-------------|-----|------|--|
| SR5 | SR4 | SR3 | ERROR DESCRIPTION |
| 0 | 0 | 0 | No errors |
| 0 | 0 | 1 | VPP voltage error |
| 0 | 1 | 0 | WRITE error |
| 0 | 1 | 1 | WRITE error, VPP voltage not valid at time of WRITE |
| 1 | 0 | 0 | ERASE error |
| 1 | 0 | 1 | ERASE error, VPP voltage not valid at time of ERASE CONFIRM |
| 1 | 1 | 0 | Command sequencing error or WRITE/ERASE error |
| 1 | 1 | 1 | Command sequencing error, VPP voltage error, with WRITE and ERASE errors |

NOTE: 1. SR3-SR5 must be cleared using CLEAR STATUS REGISTER.



WRITE/ERASE CYCLE ENDURANCE

The MT28F800B5 and MT28F008B5 are designed and fabricated to meet advanced firmware storage requirements. To ensure this level of reliability, VPP must be at 5V $\pm 10\%$ during WRITE or ERASE cycles. 12V VPP may be used for a maximum of 100 WRITE/ERASE cycles and may be connected for a maximum of 100 hours. Operation outside these limits may reduce the number of WRITE and ERASE cycles that can be performed on the device.

POWER USAGE

The MT28F800B5 and MT28F008B5 offer several power-saving features that may be utilized in the array read mode to conserve power. Deep power-down mode is enabled by bringing RP# LOW. Current draw (Icc) in this mode is a maximum of $8\mu A$. When CE# is HIGH, the device will enter standby mode. In this mode, maximum Icc current is $130\mu A$.


If CE# is brought HIGH during a WRITE or ERASE, the ISM will continue to operate, and the device will consume the respective active power until the WRITE or ERASE is completed.

POWER-UP


During a power-up, it is not necessary to sequence Vcc and Vpp. The likelihood of unwanted WRITE or ERASE operations is minimized since two consecutive cycles are required to execute either operation. However, CE# or WE# may be held HIGH or RP# may be held LOW during power-up for additional protection while Vcc is ramping above VLKO and Vpp is active. After a power-up or RESET, the status register is reset, and the device will enter the array read mode



SELF-TIMED WRITE SEQUENCE (WORD or BYTE WRITE)¹



COMPLETE WRITE STATUS-CHECK SEQUENCE





- 1. Sequence may be repeated for additional BYTE or WORD WRITEs.
- 2. Complete status check is not required. However, if SR3 = 1, further WRITEs are inhibited until the status register is cleared.
- 3. Device will be in status register read mode. To return to the array read mode, the FFH command must be issued
- 4. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
- 5. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.



SELF-TIMED BLOCK ERASE SEQUENCE¹


COMPLETE BLOCK ERASE STATUS-CHECK SEQUENCE





- 1. Sequence may be repeated to erase additional blocks.
- 2. Complete status check is not required. However, if SR3 = 1, further ERASEs are inhibited until the status register is cleared.
- 3. To return to the array read mode, the FFH command must be issued.
- 4. Refer to the ERASE SUSPEND flowchart for more information.
- 5. If SR3 is set during a WRITE or BLOCK ERASE attempt, CLEAR STATUS REGISTER must be issued before further WRITE or ERASE operations are allowed by the CEL.
- 6. Status register bits 3-5 must be cleared using CLEAR STATUS REGISTER.

ERASE SUSPEND/RESUME SEQUENCE





ABSOLUTE MAXIMUM RATINGS*

| Voltage on Vcc Supply Relative to Vss $-0.5V$ to $+6V^*$ | * |
|--|---|
| Input Voltage Relative to Vss0.5V to +6V* | * |
| VPP Voltage Relative to Vss0.5V to +12.6V | t |
| RP# or A9 Pin Voltage Relative to Vss0.5V to +12.6V | t |
| Temperature under Bias10°C to +80°C | 7 |
| Storage Temperature (plastic)55°C to +125°C | 7 |
| Power Dissipation 1W | V |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Vcc, input and I/O pins may transition to -2V for <20ns and Vcc + 2V for <20ns.

[†]Voltage may pulse to -2V for <20ns and 14V for <20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC READ OPERATING CONDITIONS

Commercial (0°C \leq T_A \leq +70°C) and Extended (-40°C \leq T_A \leq +85°C) Temperature Ranges

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|--|--------|------|-----------|-------|-------|
| Supply Voltage | Vcc | 4.5 | 5.5 | V | 1 |
| Input High (Logic 1) Voltage, all inputs | Vıн | 2 | Vcc + 0.5 | V | 1 |
| Input Low (Logic 0) Voltage, all inputs | VIL | -0.5 | 0.8 | V | 1 |
| Device Identification Voltage, A9 | VID | 11.4 | 12.6 | V | 1 |

DC OPERATING CHARACTERISTICS

Commercial (0°C \leq T_A \leq +70°C) and Extended (-40°C \leq T_A \leq +85°C) Temperature Ranges

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|--|--------|-----------|------|-------|-------|
| OUTPUT VOLTAGE LEVELS (TTL) | Vон1 | 2.4 | _ | V | _ |
| Output High Voltage (IoH = -2.5mA) Output Low Voltage (IoL = 5.8mA) | Vol | _ | 0.45 | V | 1 |
| OUTPUT VOLTAGE LEVELS (CMOS) Output High Voltage (ΙοΗ = -100μΑ) | Vон2 | Vcc - 0.4 | _ | V | 1 |
| INPUT LEAKAGE CURRENT Any input (0V \leq VIN \leq Vcc); All other pins not under test = 0V | IL | -1 | 1 | μΑ | |
| INPUT LEAKAGE CURRENT: A9 INPUT $(11.4V \le A9 \le 12.6V = V_{ID})$ | IID | - | 500 | μΑ | |
| INPUT LEAKAGE CURRENT: RP# INPUT (11.4V ≤ RP# ≤ 12.6V = VhH) | Інн | _ | 500 | μΑ | |
| OUTPUT LEAKAGE CURRENT (Dour is disabled; 0V ≤ Vour ≤ Vcc) | loz | -10 | 10 | μА | |

NOTE: 1. All voltages referenced to Vss.

ADVANCED

CAPACITANCE

 $(T_A = 25^{\circ}C; f = 1 \text{ MHz})$

| PARAMETER/CONDITION | SYMBOL | MAX | UNITS | NOTES |
|---------------------|--------|-----|-------|-------|
| Input Capacitance | Cı | 8 | pF | |
| Output Capacitance | Co | 12 | pF | |

READ AND STANDBY CURRENT DRAIN3

Commercial (0°C \leq T $_{A}$ \leq +70°C) and Extended (-40°C \leq T $_{A}$ \leq +85°C) Temperature Ranges

| | | COMMERCIAL | EXTENDED | | |
|---|--------|------------|----------|-------|-------|
| PARAMETER/CONDITION | SYMBOL | MAX | MAX | UNITS | NOTES |
| READ CURRENT: WORD-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH) | Icc1 | 55 | 55 | mA | 1, 2 |
| READ CURRENT: WORD-WIDE, CMOS INPUT LEVELS (CE# \leq 0.2V; OE# \geq Vcc - 0.2V; f = 10 MHz; Other inputs \leq 0.2V or \geq Vcc - 0.2V; RP# \geq Vcc - 0.2V) | Icc2 | 50 | 50 | mA | 1, 2 |
| READ CURRENT: BYTE-WIDE, TTL INPUT LEVELS (CE# = VIL; OE# = VIH; f = 10 MHz; Other inputs = VIL or VIH; RP# = VIH) | lcc3 | 55 | 55 | mA | 1, 2 |
| READ CURRENT: BYTE-WIDE, CMOS INPUT LEVELS (CE# \leq 0.2V; OE# \geq Vcc - 0.2V; f = 10 MHz; Other inputs \leq 0.2V or \geq Vcc - 0.2V; RP# = Vcc - 0.2V) | Icc4 | 50 | 50 | mA | 1, 2 |
| STANDBY CURRENT: TTL INPUT LEVELS Vcc power supply standby current (CE# = RP# = Vih; Other inputs = Vil or Vih) | Icc5 | 2 | 2 | mA | |
| STANDBY CURRENT: CMOS INPUT LEVELS Vcc power supply standby current (CE# = RP# = Vcc - 0.2V) | Icc6 | 130 | 130 | μА | |
| IDLE CURRENT: CMOS INPUT LEVELS (CE# \leq 0.2V; f = 0Hz; Other inputs \leq 0.2V or \geq Vcc - 0.2V; RP# = Vcc - 0.2V; Array read mode) | Icc7 | 3 | 3 | mA | |
| DEEP POWER-DOWN CURRENT: Vcc SUPPLY (RP# = Vss ±0.2V) | Icc8 | 8 | 8 | μА | |
| STANDBY OR READ CURRENT: VPP SUPPLY (VPP ≤ 5.5V) | IPP1 | ±15 | ±15 | μА | |
| DEEP POWER-DOWN CURRENT: VPP SUPPLY (RP# = Vss ±0.2V) | IPP2 | 5 | 5 | μА | |

- 1. Icc is dependent on cycle rates.
- 2. lcc is dependent on output loading. Specified values are obtained with the outputs open.
- 3. Vcc = MAX Vcc during lcc tests.



READ TIMING PARAMETERS ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Commercial Temperature: $0^{\circ}C \le T_{A} \le +70^{\circ}C$; Extended Temperature [ET]: $-40^{\circ}C \le T_{A} \le +85^{\circ}C$; Vcc = $+5V \pm 10\%$)

| AC CHARACTERISTICS | | -8 | | -8 ET | | | |
|--|-----------------|-----|-----|-------|-----|-------|-------|
| PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | UNITS | NOTES |
| READ cycle time | tRC | 80 | | 80 | | ns | |
| Access time from CE# | tACE | | 80 | | 80 | ns | 1 |
| Access time from OE# | tAOE | | 40 | | 40 | ns | 1 |
| Access time from address | ^t AA | | 80 | | 80 | ns | |
| RP# HIGH to output valid delay | tRWH | | 600 | | 600 | ns | |
| OE# or CE# HIGH to output in High-Z | tOD | | 20 | | 20 | ns | |
| Output hold time from OE#, CE# or address change | tOH | 0 | | 0 | | ns | |
| RP# LOW pulse width | tRP | 60 | | 60 | | ns | |


NOTE: 1. OE# may be delayed by ^tACE minus ^tAOE after CE# falls before ^tACE is affected.



AC TEST CONDITION

| Input pulse levels | 0V to 3V |
|-------------------------------|---------------|
| Input rise and fall times | <10ns |
| Input timing reference level | 1.5V |
| Output timing reference level | 1.5V |
| Output load 1 TTL gate | and CL = 50pF |

WORD-WIDE READ CYCLE^{1, 2}



W UNDEFINED

TIMING PARAMETERS

Commercial Temperature ($0^{\circ}C \le T_A \le +70^{\circ}C$)

| | -8 | | |
|------------------|-----|-----|-------|
| SYMBOL | MIN | MAX | UNITS |
| ^t RC | 80 | | ns |
| ^t ACE | | 80 | ns |
| ^t AOE | | 40 | ns |
| ^t AA | | 80 | ns |
| ^t RWH | | 600 | ns |
| [†] OD | | 20 | ns |
| tOH | 0 | | ns |

Extended Temperature (-40°C \leq T_A \leq +85°C)


| | -8 ET | | |
|------------------|-------|-----|-------|
| SYMBOL | MIN | MAX | UNITS |
| ^t RC | 80 | | ns |
| ^t ACE | | 80 | ns |
| ^t AOE | | 40 | ns |
| ^t AA | | 80 | ns |
| ^t RWH | | 600 | ns |
| ^t OD | | 20 | ns |
| [†] OH | 0 | | ns |

NOTE: 1. BYTE# = HIGH.

2. Applies to MT28F800B5 only.



BYTE-WIDE READ CYCLE¹



TIMING PARAMETERS

Commercial Temperature ($0^{\circ}C \le T_A \le +70^{\circ}C$)

| | - | | |
|------------------|-----|-----|-------|
| SYMBOL | MIN | MAX | UNITS |
| ^t RC | 80 | | ns |
| ^t ACE | | 80 | ns |
| ^t AOE | | 40 | ns |
| ^t AA | | 80 | ns |
| ^t RWH | | 600 | ns |
| ^t OD | | 20 | ns |
| tOH | 0 | | ns |

Extended Temperature (-40°C \leq T_A \leq +85°C)

| | -8 | | |
|------------------|-----|-----|-------|
| SYMBOL | MIN | MAX | UNITS |
| ^t RC | 80 | | ns |
| ^t ACE | | 80 | ns |
| ^t AOE | | 40 | ns |
| ^t AA | | 80 | ns |
| ^t RWH | | 600 | ns |
| ^t OD | | 20 | ns |
| ^t OH | 0 | | ns |

NOTE: 1. BYTE# = LOW (MT28F800B5).

2. Does not apply to MT28F008B5.



RECOMMENDED DC WRITE/ERASE CONDITIONS¹

Commercial (0°C \leq T_A \leq +70°C) and Extended (-40°C \leq T_A \leq +85°C) Temperature Ranges

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|--|--------|------|------|-------|-------|
| VPP WRITE/ERASE lockout voltage | VPPLK | _ | 1.5 | V | 2 |
| VPP voltage during WRITE/ERASE operation | VPPH1 | 4.5 | 5.5 | V | 3 |
| VPP voltage during WRITE/ERASE operation | VPPH2 | 11.4 | 12.6 | V | 4 |
| Boot block unlock voltage | Vнн | 11.4 | 12.6 | V | |
| Vcc WRITE/ERASE lockout voltage | Vlko | 2 | _ | V | |

WRITE/ERASE CURRENT DRAIN

Commercial Temperature (0°C \leq T_A \leq +70°C; Vcc = +5V \pm 10%)

| PARAMETER/CONDITION | SYMBOL | MAX | UNITS | NOTES |
|---|--------|-----|-------|-------|
| WORD WRITE CURRENT: Vcc SUPPLY | Icc9 | 40 | mA | 5 |
| WORD WRITE CURRENT: VPP SUPPLY | IPP3 | 40 | mA | 5 |
| BYTE WRITE CURRENT: Vcc SUPPLY | Icc10 | 40 | mA | 6 |
| BYTE WRITE CURRENT: VPP SUPPLY | IPP4 | 40 | mA | 6 |
| ERASE CURRENT: Vcc SUPPLY | Icc11 | 40 | mA | |
| ERASE CURRENT: VPP SUPPLY | IPP5 | 40 | mA | |
| ERASE SUSPEND CURRENT: Vcc SUPPLY (ERASE suspended) | Icc12 | 10 | mA | 7 |
| ERASE SUSPEND CURRENT: VPP SUPPLY (ERASE suspended) | IPP6 | 200 | μА | |

- 1. WRITE operations are tested at VPP voltages equal to or less than the previous ERASE.
- 2. Absolute WRITE/ERASE protection when $V_{PP} \leq V_{PPLK}$.
- When 5V Vcc and VPP are used, Vcc cannot exceed VPP by more than 500mV during WRITE and ERASE operations.
- 4. 12V VPP is allowable for production programming only. 12V VPP may be used for a maximum of 100 WRITE/ERASE cycles and may be connected for a maximum of 100 hours. WRITE/ERASE timings and current drain are identical to 5V VPP operation.
- 5. Applies to MT28F800B5 only.
- 6. Applies to MT28F008B5 and MT28F800B5 with BYTE# = LOW.
- 7. Parameter is specified when device is not accessed. Actual current draw will be lcc12 plus READ current if a READ is executed while the device is in erase suspend mode.



WRITE/ERASE CURRENT DRAIN

Extended Temperature (-45°C \leq T_A \leq +85°C; Vcc = +5V \pm 10%)

| PARAMETER/CONDITION | SYMBOL | MAX | UNITS | NOTES |
|---|--------|-----|-------|-------|
| WORD WRITE CURRENT: Vcc SUPPLY | Icc13 | 40 | mA | 1 |
| WORD WRITE CURRENT: VPP SUPPLY | IPP7 | 40 | mA | 1 |
| BYTE WRITE CURRENT: Vcc SUPPLY | Icc14 | 40 | mA | 2 |
| BYTE WRITE CURRENT: VPP SUPPLY | IPP8 | 40 | mA | 2 |
| ERASE CURRENT: Vcc SUPPLY | Icc15 | 40 | mA | |
| ERASE CURRENT: VPP SUPPLY | IPP9 | 40 | mA | |
| ERASE SUSPEND CURRENT: Vcc SUPPLY (ERASE suspended) | Icc16 | 10 | mA | 3 |
| ERASE SUSPEND CURRENT: VPP SUPPLY (ERASE suspended) | IPP10 | 200 | μΑ | |

- 1. Applies to MT28F800B5 ET only.
- 2. Applies to MT28F008B5 ET and MT28F800B5 ET with BYTE# = LOW.
- 3. Parameter is specified when device is not accessed. Actual current draw will be Icc16 plus READ current if a READ is executed while the device is in erase suspend mode.



WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS WE# (CE#)-CONTROLLED WRITES

(Commercial Temperature: $0^{\circ}C \le T_A \le +70^{\circ}C$; Extended Temperature [ET]: $-40^{\circ}C \le T_A \le +85^{\circ}C$; Vcc = $+5V \pm 10\%$)

| AC CHARACTERISTICS | | _ | -8 | -8 | ET | | |
|---|------------------|-----|-----|-----|-----|-------|-------|
| PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | UNITS | NOTES |
| WRITE cycle time | tWC | 80 | | 80 | | ns | |
| WE# (CE#) HIGH pulse width | tWPH (tCPH) | 30 | | 30 | | ns | |
| WE# (CE#) pulse width | tWP (tCP) | 50 | | 50 | | ns | |
| Address setup time to WE# (CE#) HIGH | t _{AS} | 50 | | 50 | | ns | |
| Address hold time from WE# (CE#) HIGH | ^t AH | 0 | | 0 | | ns | |
| Data setup time to WE# (CE#) HIGH | t _{DS} | 50 | | 50 | | ns | |
| Data hold time from WE# (CE#) HIGH | ^t DH | 0 | | 0 | | ns | |
| CE# (WE#) setup time to WE# (CE#) LOW | tCS (tWS) | 0 | | 0 | | ns | |
| CE# (WE#) hold time from WE# (CE#) HIGH | tCH (tWH) | 0 | | 0 | | ns | |
| VPP setup time to WE# (CE#) HIGH | tVPS1/2 | 100 | | 100 | | ns | |
| RP# HIGH to WE# (CE#) LOW delay | tRS | 600 | | 600 | | ns | |
| RP# at V _{HH} or WP# HIGH setup time to WE# (CE#) HIGH | tRHS | 100 | | 100 | | ns | 1 |
| WRITE duration (WORD or BYTE WRITE) | tWED1 | 6 | | 6 | | μs | 3 |
| Boot BLOCK ERASE duration | tWED2 | 300 | | 300 | | ms | 3 |
| Parameter BLOCK ERASE duration | tWED3 | 300 | | 300 | | ms | 3 |
| Main BLOCK ERASE duration | tWED4 | 600 | | 600 | | ms | 3 |
| WE# (CE#) HIGH to busy status (SR7 = 0) | tWB | 200 | | 200 | | ns | 2 |
| VPP hold time from status data valid | tVPH | 0 | | 0 | | ns | 3 |
| RP# at Vhh or WP# HIGH hold time from status data valid | ^t RHH | 0 | | 0 | | ns | 1 |
| Boot block relock delay time | tREL. | | 100 | | 100 | ns | 4 |

- 1. RP# should be held at VHH or WP# held HIGH until boot block WRITE or ERASE is complete.
- 2. Polling status register before ^tWB is met may falsely indicate WRITE or ERASE completion.
- 3. WRITE/ERASE times are measured to valid status register data (SR7 = 1).
- 4. tREL is required to relock boot block after WRITE or ERASE to boot block.




WORD/BYTE WRITE AND ERASE DURATION CHARACTERISTICS

| PARAMETER | TYP | MAX | UNITS | NOTES |
|-----------------------------------|-----|-----|-------|---------|
| Boot/parameter BLOCK ERASE time | 0.5 | 7 | s | 1 |
| Main BLOCK ERASE time | 1.1 | 14 | s | 1 |
| Main BLOCK WRITE time (byte mode) | 1 | _ | s | 1, 2, 3 |
| Main BLOCK WRITE time (word mode) | 0.6 | _ | s | 1, 2, 3 |

- 1. Typical values measured at T_A = +25°C. 2. Assumes no system overhead.
- 3. Typical WRITE times use checkerboard data pattern.



WRITE/ERASE CYCLE WE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS


| | - | -8 | | -8 ET | |
|------------------|-----|-----|-----|-------|-------|
| SYMBOL | MIN | MAX | | | UNITS |
| ^t WC | 80 | | 80 | | ns |
| ^t WPH | 30 | | 30 | | ns |
| ^t WP | 50 | | 50 | | ns |
| ^t AS | 50 | | 50 | | ns |
| ^t AH | 0 | | 0 | | ns |
| ^t DS | 50 | | 50 | | ns |
| ^t DH | 0 | | 0 | | ns |
| tCS | 0 | | 0 | | ns |
| ^t CH | 0 | | 0 | | ns |
| tVPS1/2 | 100 | | 100 | | ns |

| | -8 | | -8 ET | | |
|------------------|-----|-----|-------|--|-------|
| SYMBOL | MIN | MAX | | | UNITS |
| ^t RS | 600 | | 600 | | ns |
| ^t RHS | 100 | | 100 | | ns |
| tWED1 | 6 | | 6 | | μs |
| tWED2 | 300 | | 300 | | ms |
| tWED3 | 300 | | 300 | | ms |
| tWED4 | 600 | | 600 | | ms |
| ^t WB | 200 | | 200 | | ns |
| ^t VPH | 0 | | 0 | | ns |
| ^t RHH | 0 | | 0 | | ns |

- NOTE: 1. Address inputs are "Don't Care" but must be held stable.
 - 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.
 - 3. Either RP# at V_{HH} or WP# HIGH unlocks the boot block.



WRITE/ERASE CYCLE CE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS


| | - | -8 -8 E | | ET | |
|------------------|-----|---------|-----|----|-------|
| SYMBOL | MIN | MAX | | | UNITS |
| tWC | 80 | | 80 | | ns |
| ^t CPH | 30 | | 30 | | ns |
| ^t CP | 50 | | 50 | | ns |
| ^t AS | 50 | | 50 | | ns |
| ^t AH | 0 | | 0 | | ns |
| ^t DS | 50 | | 50 | | ns |
| ^t DH | 0 | | 0 | | ns |
| tWS | 0 | | 0 | | ns |
| ^t WH | 0 | | 0 | | ns |
| tVPS1/2 | 100 | | 100 | | ns |

| | - | -8 | | -8 ET | |
|------------------|-----|-----|-----|-------|-------|
| SYMBOL | MIN | MAX | | | UNITS |
| ^t RS | 600 | | 600 | | ns |
| ^t RHS | 100 | | 100 | | ns |
| tWED1 | 6 | | 6 | | μs |
| tWED2 | 300 | | 300 | | ms |
| tWED3 | 300 | | 300 | | ms |
| tWED4 | 600 | | 600 | | ms |
| ^t WB | 200 | | 200 | | ns |
| ^t VPH | 0 | | 0 | | ns |
| ^t RHH | 0 | | 0 | | ns |

- NOTE: 1. Address inputs are "Don't Care" but must be held stable.
 - 2. If BYTE# is LOW, data and command are 8-bit. If BYTE# is HIGH, data is 16-bit and command is 8-bit.
 - 3. Either RP# at VHH or WP# HIGH unlocks the boot block.

40-PIN PLASTIC TSOP I (10mm x 20mm)

FB-1




NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

48-PIN PLASTIC TSOP I (12mm x 20mm)

FB-2




NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



44-PIN PLASTIC SOP (600 mil)

FA-1



NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.