

## Lecture 3 - Hierarchical Design in VHDL


**Exercise 1:** Why is there no library statement in the second example?

WORK library always available.

**Exercise 2:** If this code was analyzed, what information would be saved? Where?

in library work  
package flip flops  
component rs  
r, s inputs bit  
q output bit

**Exercise 3:** Label the connections within the parity generator schematic with the signal names used in the architecture.



Use	When
integer	- constants - add 1, mult. by?
unsigned or signed	if doing arithmetic
std_logic vector	all else

Annotations:

- An arrow labeled "unsigned" points from the left towards the "unsigned or signed" row.
- An arrow labeled "std\_logic vector" points from the right towards the "std\_logic vector" row.

**Exercise 4:** (a) What is the type of the constant X"1A\_0002"?


(b) What is the purpose of the to\_unsigned() function in the last line of the above example? (c) What conversion function(s) would you need to use if r1addr was declared to be of type bit\_vector?

(a) X"1A\_0002" → bit vector

(b) to\_unsigned → to\_unsigned() is the wrong function. The type of r1addr is std\_logic\_vector so the correct conversion function is unsigned().

(c) unsigned(to\_stdlogicvector(r1addr))  
(note that there are no underscores -- the names of the conversion functions are inconsistent and you will need to refer to the lecture notes, the quick-reference card or the IEEE 1164 library sources typically in c:\altera\15.0\quartus\libraries\vhdl\ieee\1993)

**Exercise 5:** Write a conditional assignment that models a 2-to-1 multiplexer. Use an array `x` as the input, a signal `sel` to select the input and a signal `y` as the output. Repeat for a 4-to-1 multiplexer (`sel` is now an array).



```
y <= x(0) when sel = '0' else x(1) ;
```

↙