


should contain the required identification information plus the following:

- (1) the required identification information,
- (2) a state transition diagram with each state labelled with the outputs for that state and the transitions labelled with the input condition(s) for that transition. For the example above the state transition diagram would begin:



You can draw the diagram by hand and you may use a different notation and signal names as long as the diagram is unambiguous.

- (3) A listing of VHDL code that implements a solution to the requirements above.
- (4) Answers to the following questions:
 - (a) Does the output change when you press the “clock” button or release it?
 - (b) What sequence of button(s) do you need to press to reset your circuit?
 - (c) What is the minimum number of bits of state (flip-flops) needed for your design? Your answer should assume you followed the course guidelines and designed a Moore state machine with registered outputs. *Hint: the answer depends on your student ID number.*
 - (d) Would your design work if the most significant bits of state were not connected to the LEDs?

Procedure

Follow the same procedure as for Lab 1.


Lab Report

Submit a lab report in PDF format to the appropriate dropbox on the course web site. The report should contain the required identification information plus the following:

- your VHDL code with all errors corrected
- a screen capture of the Flow Summary section of the Compilation report showing the number of logic elements and registers used. For example:

Flow Summary	
Flow Status	Successful - Mon Apr 04 22:03:28 2016
Quartus II 64-Bit Version	15.0.0 Build 145 04/22/2015 SJ Web Edition
Revision Name	lab2
Top-level Entity Name	lab2
Family	Cyclone IV E
Device	EP4CE22F17C6
Timing Models	Final
Total logic elements	19 / 22,320 (< 1 %)
Total combinational functions	17 / 22,320 (< 1 %)
Dedicated logic registers	6 / 22,320 (< 1 %)
Total registers	12
Total pins	10 / 154 (6 %)
Total virtual pins	0
Total memory bits	0 / 608,256 (0 %)
Embedded Multiplier 9-bit elements	0 / 132 (0 %)
Total PLLs	0 / 4 (0 %)

- the block diagram produced by running Tools > Netlist Viewers > RTL Viewer. For example¹:



Bonus marks may be awarded for the design that is the most concise (fewest statements), smallest (fewest logic elements) and clearest (easiest to understand).

¹The long constants at the mux input are because 7 bits select from 128 values.