


## Static Timing Analysis

### Exercise 1:



$$\text{rise time} = 20 \text{ ns}$$

$$\text{period} = 6.5 \text{ div} \cdot 20 \text{ ns/div} = 130 \text{ ns}$$


$$\text{the pulse width} = 4 \times 20 = 80 \text{ ns}$$

$$\text{~ve " " } = 2.5 \times 20 = 50$$

The diagram above shows an oscilloscope screen capture that includes one period of an *active-low* digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?

$$\text{duty cycle} = \frac{50}{130} =$$

### Exercise 2:



Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?

A

C → B

**Exercise 3:** Is  $t_{PD}$  a requirement or a guaranteed response?

**Exercise 4:** Is  $t_{SU}$  a requirement or a guaranteed response? How about  $t_H$ ?

$t_{SU}$  - requirement - measured to rising clock edge

$t_H$  - requirement - measured to change in data (D)

### Exercise 5:

$$t_{SU}(\text{avail}) = T_{\text{clock}} - t_{CO}(\text{max}) - t_{PD}(\text{max})$$

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

larger  $t_{CO}$  &  $t_{PD}$  decrease available setup time.

larger  $T_{\text{clock}}$  increases  $t_{SU}(\text{avail})$ .

**Exercise 6:** For a particular circuit  $f_{\text{clock}}$  is 50 MHz,  $t_{\text{co}}$  is 2 ns (maximum), the worst-case (maximum)  $t_{\text{pd}}$  in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$f_{\text{clock}} = 50 \text{ MHz}$$

$$T_{\text{clock}} = 20 \text{ ns}$$

$$t_{\text{su}}(\text{avail}) = T_{\text{clock}} - t_{\text{co}} - t_{\text{pd}}$$

$$= 20 - 2 - 15 = 3 \text{ ns}$$

$$\text{slack} = t_{\text{su}}(\text{avail}) - t_{\text{su}}(\text{req'd})$$

$$= 3 - 5 \text{ ns} = -2 \text{ ns}$$

will not operate reliably because setup time requirement not met.

If  $\text{slack} = 0$   $t_{\text{su}}(\text{avail}) = t_{\text{su}}(\text{req'd})$

$$t_{\text{su}}(\text{req'd}) = t_{\text{su}}(\text{avail}) (5 \text{ ns}) = T_{\text{clock}} - t_{\text{co}} - t_{\text{pd}}$$

solve for  $T_{\text{clock}} = t_{\text{su}}(\text{req'd}) + t_{\text{co}} + t_{\text{pd}}$

$$= 5 + 2 + 15 = 22 \text{ ns}$$

$$f_{\text{clock}} = \frac{1}{T_{\text{clock}}} = \frac{1}{22 \text{ ns}} = \boxed{45.5 \text{ MHz}}$$

**Exercise 7:** What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps clock-to-output delays and adder logic that has a 250 ps propagation delay?

for  $\text{slack} = 0$   $t_{\text{su}}(\text{req'd}) = t_{\text{su}}(\text{avail})$

$$T_{\text{clock}} = t_{\text{su}}(\text{req'd}) + t_{\text{co}} + t_{\text{pd}}$$

$$= 200 + 50 + 250 = 500 \text{ ps}$$

$$f_{\text{clock}} = \frac{1}{0.5 \text{ ns}} = \boxed{2 \text{ GHz}}$$

$\downarrow$   
 $= 500 \text{ ps}$

