


# Implementation of Digital Logic Circuits

## Exercise 1:




NAND

A	B	TOP	BOTTOM	O/P
0	0	ON	OFF	HIGH
0	1	ON	OFF	
1	0	ON	OFF	
1	1	OFF	ON	LOW

In which direction does the output current flow when the output is high? When it is low? Which transistors in the NAND circuit are on (conducting) in each case?

**Exercise 2:** A logic family has  $V_{OH(min)} = 5\text{ V}$ ,  $V_{OL(max)} = 0.5\text{ V}$ ,  $V_{IH(min)} = 4\text{ V}$  and  $V_{IL(max)} = 1.5\text{ V}$ . What are the noise margins?

- noise margin(low) =  $V_{IL(max)} - V_{OL(max)}$
- noise margin(high) =  $V_{OH(min)} - V_{IH(min)}$



$$=V_{oh} - V_{ih} = 5 - 4 = 1\text{ V}$$

$$=V_{il} - V_{ol} = 1.5 - 0.5 = 1\text{ V}$$

**Exercise 3:** All else being equal, by how much would we expect to decrease power consumption when reducing logic levels from 5 V to 3.3 V? What would be the effect on power consumption in reducing the clock frequency from 50 MHz to 1 MHz?

$$\frac{P_2}{P_1} = \frac{f_2}{f_1} \cdot \left(\frac{V_2}{V_1}\right)^2$$


$$\text{power after change: } P_2 = P_1 \cdot \frac{f_2}{f_1} \cdot \left(\frac{V_2}{V_1}\right)^2$$

$$\text{percent reduction in power consumption: } R = -\frac{(P_2 - P_1)}{P_1} \cdot 100$$

$$\text{percent eduction in power at 3.3 V } R(V_1 = 5\text{ [V]}, V_2 = 3.3\text{ [V]}, f_2 = f_1) = 56$$

$$\text{percent eduction in power at 1 MHz: } R(f_1 = 50\text{ [MHz]}, f_2 = 1\text{ [MHz]}, V_2 = V_1) = 98$$

**Exercise 4:** If a circuit draws 100 mA for 100  $\mu$ s per second and draws 100  $\mu$ A the rest of the time, how long will a 1000 mAh battery last?



on time, on current:  $T_{on} = 100 [\mu s], I_{on} = 100 [mA]$


off time, off current:  $T_{off} = 1 [s] - T_{on}, I_{off} = 100 [\mu A]$

average current:  $I_{avg} = \frac{I_{on} \cdot T_{on} + I_{off} \cdot T_{off}}{T_{on} + T_{off}} = [\mu A] = 110 [\mu A]$

battery capacity:  $C = 1000 [mA \cdot h]$

battery duration:  $T = \frac{C}{I_{avg}} = [years] = 1.04 [years]$

**Exercise 5:** 18650 cells weigh about 50 g, output 3.7 V and have a capacity of 3500 mA-h. How many cells are needed to build an 85 kWh EV battery? How much does it weigh?



battery capacity in Joules:  $C_{bat} = 85 [kWh] = 3.06 \times 10^8 [J]$

cell capacity in Joules:  $C_{cell} = 3.7 [V] \cdot 3500 [mA \cdot h] = 46620 [J]$

number of cells required to make up battery:  $N_{cell} = \frac{C_{bat}}{C_{cell}} = 6564$

weight of cell:  $W_{cell} = 50 [g] = [g] = 50 [g]$

weight of battery:  $W_{battery} = W_{cell} \cdot N_{cell} = 328.2 [kg]$


$$C = \frac{mA \cdot h}{\text{cell}}$$

$$\frac{P}{V} = I$$

$$= \frac{85 kWh}{3.7 V}$$

$$= \frac{23 kA \cdot h}{3.5 A/h}$$

**Exercise 6:** What are the active-state current and the RC time constant for a wired-or interrupt-request line using a 10kΩ resistor pulling up a circuit with 50 pF capacitance to 3.3 V?



$$I = \frac{V}{R} = \underline{\underline{0.33 \text{ mA}}}$$


$$\tau = RC = 10 \times 10^3 \cdot 50 \times 10^{-12} \\ = 500 \times 10^{-9} = \underline{\underline{0.5 \mu\text{s}}}$$



**Exercise 7:** The Apple M3 CPU has an area of approximately 146 mm<sup>2</sup>. How many die fit on one 300 mm wafer? If each wafer costs \$20,000 to manufacture, what is the cost per die?

$$\text{die per wafer: } N = \frac{\pi \cdot \left(\frac{300 \text{ [mm]}}{2}\right)^2}{146 \text{ [mm}^2\text{]}} = 484.15$$

$$\text{cost per die: } \frac{20000}{N} = 41.31$$



**Exercise 8:** How many square mm of PCB area does each package require? Which packages have their pins accessible when the package is placed on the PCB?

$$\begin{array}{ll} \text{TQFP:} & \text{area} = 22 \text{ mm}^2 \quad \approx 2000 \text{ mm}^2 \\ \text{BGA} & \text{area} = 3.5 \text{ mm}^2 \quad \approx 12 \text{ mm}^2 \end{array}$$