Examples of State Machines

Exercise 1:

How would you: (a) change the values in the sequence? (b) change the length of the sequence to 6? (c) stop at the last value?

Exercise 2:

Rewrite the module to store the sequence in an unpacked array as in the previous example.

Exercise 3: Write the body of a Verilog module named **edge** with input **in** and output **out** that implements the rising-edge detector.

Exercise 4: Write the state transition table for this state machine.

Exercise 5: Write always_ff statements that implement these state machines.