Implementation Technologies

Exercise 1: What improvement in number of transistors per unit 7nm 5nm area would be achieved by reducing the feature size from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer? How many 200x200 nm gates fit on the die? avezwith 5nm feature = 5x5 1, 4 7nm 1, = 7x7 avez ratio = $\frac{5}{72} = \frac{2}{49} = \frac{1}{2}$ \Box and of circle = $\pi \Gamma^2 = \pi \left(\frac{300}{2}\right)^2$ ~ 70,000 mm2 $H die = \frac{70,060}{(5\times5)} = 3,000$ \Box $\overline{\Omega}$ $\#gales = \frac{aver \circ gdic}{aver \circ ggate} = \frac{(5\times5)^{2} \times (10^{-3})^{2} m^{2}}{(0.2\times0.2)^{2} \times (0^{-6})^{2} m^{2}} = \frac{25\times10}{.04} = 625\times10^{6}$ · 25 mm2 $200 \text{ mm} = 0.2 \mu \text{ m}$ = $0.2 \chi (0^{-4})$

Exercise 2: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?