

Introduction

2025-03-10 00:27

Since V_{IH} is 2 V it can be driven from a 3.3 V CMOS logic output. This IC can thus convert 3.3 V or 5 V logic levels to any other logic level.

Components

You will need the following from your ELEX 2117 parts kit:

- your CPLD board (for 5 V and 3.3 V supplies)
- 74HC14 hex Schmitt trigger input inverter
- 74LS06 hex open-collector inverter
- 2N7000 n-channel MOSFET
- 4×1 kΩ resistors
- 100 nF capacitor
- your breadboard, some hookup wire and M-F jumpers
- a USB flash drive

You will need to use the lab 'scopes to make the measurements and a USB flash drive to save 'scope screen captures. Manuals for the Tektronix TBS 1064 oscilloscopes are available on the course website under Content / Books and Manuals / Test Equipment Manuals.

Pre-Lab

Use the datasheets for the 74HC14 and 74LS06 on the course website under Content / Datasheets to find:


1. $V_{OH(\min)}$ and $V_{OL(\max)}$ at $V_{CC}=4.5$ V and ± 4 mA output current for the 74HC14.
2. The corresponding output resistances.
3. The predicted $V_{OH(\min)}$ and $V_{OL(\max)}$ for $V_{CC}=3.3$ V.
4. $V_{IH(\min)}$ (V_H) and $V_{IL(\max)}$ (V_L) for the 74LS06.
5. The noise margins for a 74HC14 output with $V_{CC}=3.3$ V driving a 74LS06 input.

Procedure


Test Circuit

Assemble the circuit shown above using components from your ELEX 1117 and 2117 parts kits. Consult the 74HC14 and 74LS06 datasheets on the course web site for pin-outs and specifications. Connect unused IC inputs to V_{CC} or ground. It is suggested you assemble the circuit before the lab to ensure you can complete this lab during your lab session.

The photo below shows an example of how the circuit could be built³ Note the two supply rails (one for 5 V and one for 3.3 V).



Use the 5 V and 3.3 V supplies from the CPLD board (the ground, 3.3 V and 5 V pins are on the pin headers at the upper right of the board):




WARNING: Do not connect the 5 V and 3.3 V supplies together. This may destroy your CPLD.

The CPLD gets its 5 V supply from a USB port. Although the nominal USB supply voltage is $5\text{ V} \pm 5\%$, a device may see as little as 4.0 V under some [conditions](#).

³The unused logic inputs should also be tied high (for TTL) or low.

Measurements

Connect the scope to test point 1 (TP1). You should see a square wave with levels of approximately 0 V and 3.3 V (the display on a different oscilloscope model may look different):




Record a screen capture of the 'scope display for your report. The display should show the voltage scale. Make sure the levels displayed make sense before taking a screen capture. Plug your USB flash drive into the USB socket on the front of the 'scope and press the "Print" button (below "Save") to capture the screen to your USB Flash drive⁴.



Do *not* use your phone camera to record the lab 'scope screen unless the lab instructor has approved this.


Connect the transistor's drain (TP2, U2 pin 1) to ground⁵, observe the effect on TP1 (U1 pin 2) and record your observations for your report.

Remove the ground on TP2, connect the pull-up resistor (R4) to +5 V, and check the waveform on TP3. You should see a 5 V square wave:



Take a second screen capture for your report.

Connect probes to TP2 and TP3 simultaneously. On TP3 you should see the waveform on TP2 inverted and at a 5V level:



Take a third screen capture for your report.

Connect the pull-up resistor (R4) to 3.3 V instead of 5 V and observe the effect on the output. Record your results and take fourth screen capture for your report.

Lab Demonstration

You must demonstrate your circuit during your scheduled lab period.

The lab instructor will ask you to show a couple of the above measurements and ask you one or two questions to determine your understanding of the circuit. Your lab completion mark will be partly based on your demonstrations and answers.

Report

Submit a report to the appropriate assignment folder that includes the following:

⁴Record the test point and the name of each capture file for use when writing your lab report.

⁵Do this briefly; U2 does not have open-collector outputs but should tolerate its output being short-circuited briefly.

- Screen capture 1 of the signal at TP1 showing the two voltage levels.
- A description of what happens at TP1 when TP2 is grounded and a brief (one sentence) explanation.
- Screen capture 2 of the signal at TP3 and brief explanation for the voltage levels.
- Screen capture 3 of the waveforms at both TP2 and TP3 showing the voltage levels over one or two periods of the waveform and a description of how the two signals are related to each other.
- Screen capture 4 of the signal at TP3 with the pull-up connected to 3.3 V and a brief explanation for the change in logic level.
- A calculation of the power dissipated by R4 when TP3 is low and R4 is connected to (a) 3.3 V and (b) 5 V.