


# Timing Analysis

## Exercise 1:



The diagram above shows an oscilloscope screen capture that includes one period of an *active-low* digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?


$$\text{rise time} = 20 \text{ ns.}$$

$$\text{period} = 6.5 \text{ div} \cdot 20 \text{ ns/div} = 130 \text{ ns.}$$

$$\text{positive pulse width} = 4 \cdot 20 = 80 \text{ ns.}$$

$$\text{duty cycle} = \frac{2.5 \cdot 20}{130} = \frac{50}{130} = 38\%$$

## Exercise 2:



Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?

- A: measured ending on i/p 2  $\Rightarrow$  req'mnt.
- B: " " " o/p 2  $\Rightarrow$  [guaranteed] response
- C: " " " o/p 1  $\Rightarrow$  response
- D: " " " o/p 1  $\Rightarrow$  response

C is measured to hi-Z (tri-state)  
 A " " " from rising edge only  
 B, C, D " " " either edge

## Exercise 3: Is $t_{PD}$ a requirement or a guaranteed response?

measured to o/p  $\Rightarrow$  guaranteed response

**Exercise 4:** Is  $t_{SU}$  a requirement or a guaranteed response? How about  $t_H$ ?

both are measured to inputs  $\rightarrow$  requirements.

**Exercise 5:**

$$t_{SU}(\text{avail}) = T_{\text{clock}} - t_{CO}(\text{max}) - t_{PD}(\text{max})$$

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

$t_{CO}$  &  $t_{PD}$  decrease  $t_{SU}(\text{avail})$  as they increase.

$T_{\text{clock}}$  increases  $t_{SU}(\text{avail})$  as it increases.

**Exercise 6:** For a particular circuit  $f_{\text{clock}}$  is 50 MHz,  $t_{CO}$  is 2 ns (maximum), the worst-case (maximum)  $t_{PD}$  in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$\begin{aligned} f_{\text{clock}} = 50 \text{ MHz} &\rightarrow T_{\text{clock}} = 20 \text{ ns.} \\ t_{CO} = 2 \text{ ns (max)} & \\ t_{PD} = 15 \text{ ns (max)} & \\ t_{SU}(\text{req'd}) = 5 \text{ ns.} & \end{aligned} \quad \left. \begin{array}{l} t_{SU}(\text{avail}) \\ \rightarrow \text{slack.} \end{array} \right\}$$

$$\begin{aligned} t_{SU}(\text{avail}) &= T_{\text{clock}} - t_{CO}(\text{max}) - t_{PD}(\text{max}) \\ &= 20 - 2 - 15 = 3 \text{ ns.} \end{aligned}$$

$$t_{SU}(\text{req'd}) = 5 \text{ ns.}$$

$$\text{slack} = 3 - 5 = -2 \text{ ns.}$$

negative slack  $\Rightarrow$  will not operate reliably



maximum clock frequency is when slack = 0

$$\therefore t_{SU}(\text{avail}) = t_{SU}(\text{req'd}) = T_{\text{clock}} - t_{CO} - t_{PD}$$

$$\begin{aligned} T_{\text{clock}(\text{min})} &= t_{SU}(\text{req'd}) + t_{CO} + t_{PD} \\ &= 5 + 2 + 15 \text{ ns} \\ &= 22 \text{ ns} \end{aligned}$$

$$f_{\text{clock}(\text{max})} = \frac{1}{22 \text{ ns}} = 45 \text{ MHz}$$

**Exercise 7:** What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps clock-to-output delays and adder logic that has a 250 ps propagation delay?



$$T_{\text{clock (min)}} = 50 + 250 + 200 \text{ ps}$$

$$= 500 \text{ ps} = 0.5 \text{ ns.}$$