

The diagram above shows an oscilloscope screen capture that includes one period of an *active-low* digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?

$$=$$
]30 ns.

positive pulse width =
$$4 \cdot 20 = 80$$
 ms.
duty cycle = $\frac{7.5 \cdot 20}{130} = \frac{50}{130} = 38\%$

Exercise 2:



Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?

A measured ending on
$$\frac{1}{10} 2 \implies req^{matrix}$$

B: 11 11 i of $\frac{1}{10} 1 \implies (3000 + cool)$ response
C: 1, 1, 1, $\frac{1}{10} (p 1 \implies response)$
p:
C is measured to hi-Z (+ri-state)
A 11 from rising edge only
B, c, D 11 11 either edge

Exercise 3: Is
$$t_{PD}$$
 a requirement or a guaranteed response?

measured to op -> guaranteed response

Exercise 4: Is t_{SU} a requirement or a guaranteed response? How about t_{H} ?

Exercise 5:

$$t_{SU}$$
 (avail) = $T_{clock} - t_{co}$ (max) - t_{PD} (max)

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

Exercise 6: For a particular circuit f_{clock} is 50 MHz, t_{co} is 2 ns (maximum), the worst-case (maximum) t_{pD} in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what it the maximum clock frequency at which it will?

$$\begin{aligned} & \int c \log k = 50 \text{ MH}_{2} \xrightarrow{\longrightarrow} T_{clock} 2 \partial ns. \\ & \pm c_{0} = 2 \text{ ns} \pmod{k}. \\ & \pm p_{p} = 15 \text{ ns} \pmod{k}. \\ & \pm s_{0} (rq^{ld}) = 5 \text{ ns}. \end{aligned}$$

$$\begin{aligned} & \pm s_{0} (rq^{ld}) = 5 \text{ ns}. \\ & \pm s_{0} (2000 \text{ l}) = -T_{clock} - \pm c_{0} (max) - \pm p_{p} (max). \\ & = 20 - 2 - 15 = 3 \text{ ns}. \end{aligned}$$

$$t_{su}(avail) = t_{su}(required) = T_{clock} - t_{ro} - t_{pp}$$

$$T_{clock}(min) = t_{su}(reqd) + t_{ro} + t_{pp}$$

$$= 5 + 2 + 15 \text{ ns}$$

$$= 22 \text{ ns}$$

$$f_{clock}(max) = \frac{1}{22ns} = 45 \text{ MHz}$$

Exercise 7: What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps clock-to-output delays and adder logic that has a 250 ps propagation delay?





 $T_{clock}(min) = 50 + 250 + 200 \text{ ps}$ = 500 ps = 0.5 ns.