


state consist of the value of the input at the two most recent clock edges.

The example below uses a two-bit shift register that shifts left with new bits inserted on the right. In this case the oldest bit is on the left. For example, **10** means the two most recent inputs were **1** followed by **0**.



Exercise 7: For which states would a **fell** output be asserted? A **rose** output? Draw the schematic and write the Verilog for this state machine. Assume an input **in** and a 2-bit register **bits** that holds the two most recent input values.

Exercise 8: Can you design an edge detector that uses only one bit? Is this a Mealy or a Moore state machine?

Interacting State Machines

Any circuit for which all registers share the same clock could be said to have a single register and thus could be described as a single state machine. However, it's often simpler to describe a circuit as several separate state machines. The state, or output, of one state machine can be an input to another. This section describes two examples that use a timer in addition to a simpler state machine.

Switch Debouncer

The first example is a “switch debouncer” that uses a timer to determine when to update a register.


Mechanical switches “bounce” when they switch:



A switch debouncer eliminates these undesired transitions.

The debouncer shown below also uses two state machines: a timer to delay changing the output until the input has been stable for N clock cycles and a one-bit state machine to hold the current output value until the timer expires. The timer, described with a state transition table, uses a register named **count**. The debouncer, described with a block diagram, uses a register named **out** and an input named **in**.


count	in == out	next count
x	1	$N - 1$
0	x	$N - 1$
n	0	$n - 1$



Exercise 9: Write **always_ff** statements that implement these state machines.

Traffic Light Controller

Another example is a traffic light controller at an intersection:



One register represents which lights are turned on. Another register is the number of seconds remaining before the lights change.

One state machine sequences the traffic lights (using a register named **state**) and another is a timer (using a register named **count**). The states are encoded as 2-bit binary values. The state values and the corresponding **lights** output values are shown below:






Figure 1: Simulation of traffic light controller.



Delays are implemented by decrementing **count** on each edge of a 1 Hz clock. When **count** reaches zero the **state** register is loaded with the next state and the counter register is loaded with the duration of this next state.

The state transition diagram for the light state machine is:



Exercise 10: Write the state transition table for this state machine.

The state transition table for the timer is:

count	reset	state	next count
x	1	x	29
count \neq 0	0	x	count - 1
0	0	00, 10	4
0	0	01, 11	29

A Verilog module implementing these two state machines is:

```
// traffic light controller
module ex70
  ( output logic [5:0] lights,
    input logic reset, clk );
```

```
logic [1:0] state ; // state register
logic [4:0] count ; // delay counter

// next state
always @(posedge clk) state
  <= reset ? 2'b00 :
    count ? state :
    state == 2'b11 ? 2'b00 : state + 1'b1 ;

// state durations
always @(posedge clk) count
  <= reset ? 29 :
    count ? count-1 :
    state == 2'b00 || state == 2'b10 ? 4 : 29 ;

// set output based on state
assign lights
  = state == 2'b00 ? 6'b100_001 :
    state == 2'b01 ? 6'b100_010 :
    state == 2'b10 ? 6'b001_100 : 6'b010_100 ;

endmodule
```

The simulation results are shown in Figure 1.