## **Applications of State Machines**

**Exercise 1**: The example above is an N-bit shift register that shifts the bits right. Draw a block diagram and write the Verilog for a 6-bit shift register that shifts left.

module shift;



$$\begin{array}{c} 10 \text{ gi} \in [5:8] \text{ fi} \\ 10 \text{ gi} \in [5:8] \text{ fi} \\ 21 \text{ with} \text{ given } \text{ given } \text{ fi} \text{ for } \text{ for }$$

## Exercise 2:

in	1	0	χ 1	χ 1	0	χ ο
Q	6000	1600	0100	1010	(110)	0110
D	(000	610.0	1010	1101	0110	0011
clock			-			
			tin	ne		



Fill in the diagram above for a 4-bit (N = 4) right-shift shift register. Assume the initial value is zero. Which bit is the oldest (first) value in the waveform? Which bit of the shift register holds the oldest value?



**Exercise 3**: Draw a block diagram and write the Verilog for a circuit that sets an output named **detect** high when the sequence of values 1, 1, 0, 1 has appeared on an input named **in** on successive rising edges of the clock.

in the detect  

$$clock$$
  
 $always-ff @ (posedge clock)$   
 $q <= \{in, q[3:1]\};$   
 $assign detect = q = = 4'b low;$   
 $assign detect = q = = 4'b low;$   
 $assign detect = q = = 4'b low;$ 

**Exercise 4**: How could you modify the code so that **digits** is only updated when an **enable** input is asserted?

**Exercise 5**: How many states can this state machine have?

$$16 \times 16 \times 16 \times 16 = (2^{4})^{4} = 2^{6}$$
  
= 65536

**Exercise 6**: Draw the state transition diagram for this simpler implementation. How many states are there? Write the Verilog using a 3-bit **count** state variable.



**Exercise 7**: For which states would a **fell** output be asserted? A **rose** output? Draw the schematic and write the Verilog for this state machine. Assume an input **in** and a 2-bit register **bits** that holds the two most recent input values.

fell is asserted for state 10 vose is asserted for state 01



(n)





## **Exercise 8**: Can you design an edge detector that uses only one bit? Is this a Mealy or a Moore state machine?





**Exercise 9**: Write always\_ff statements that implement these state machines.

t		next	
count	in == out	count	
х	1	N-1	
0	x	N-1	
n	0	n-1	



**Exercise 10**: Write the state transition table for this state machine.

reset	Count	reset	rext count
$\begin{array}{c} \text{count}==0 \\ 11 \\ \text{count}==0 \end{array} \begin{array}{c} \text{count}==0 \\ 10 \\ \text{count}==0 \end{array}$	× 001 10 11	40000	00 0) (0 11 00

Se