

Introduction to Digital Design with Verilog HDL

Exercise 1: What changes would result in a 3-input OR gate?

Exercise 2: What schematic would you expect if the statement was
`assign y = (a ^ b) | c ;?`

Exercise 3: If the signal `i` is declared as `logic [2:0] i;`, what is the 'width' of `i`?

If `i` has the value 6 (decimal), what is the value of `i[2]`?

Of `i[0]`?

Exercise 4: What are the widths and values, in decimal, of the following:

4' b1001?

5' d3?

6' h0_a?

3?

Exercise 5: What are the values of the following expressions:

`!4' b010?`

`~4' b010?`

`|4' b0001?`

`^4' b1001?`

`&4' b1111?`

`&4' b1110?`

Exercise 6: Use slicing and concatenation to compute the byte-swapped value of an array `n` declared as `logic [15:0] n`.

Exercise 7: If `n` has the value `16'h1234`, what is the value and width of:

`{n[7:0], n[15:8], 4'b1111}`?

Exercise 8: Use concatenation to shift n left by two bits.

Exercise 9: Use concatenation to assign the high-order byte of **n** to **a** and the low-order byte to **b**.

Exercise 10: What are the width and value of $\{ \{3\{2'b10\}\}, 2'b11 \}$?

Exercise 11: An array declared as `logic [15:0] n;` and has the value `16'h1234`. What are the values and widths of the following expressions?

`n[15:13]`

`!n`

`~n[3:0]`

`n>>4`

`n + 1'b1`

`n[7:0] - n[3:0]`

`n >= 16'h1234`

`n ^ '1`

`n && !n`

`n * (!n + 1'b1)`

Exercise 12: What are the width and value of the expression: $3 \cdot 16 \text{ d}10 : 8 \text{ h}20$?

If x has the value 0, what is the value of the expression: $1 \text{ b}1 : 1 \text{ b}0$?

If x has the value -1?

Exercise 13: Draw the schematics corresponding to:

$$y = a ? (b ? s1 : s2) : (c ? s3 : s4);$$

$$y = a ? s1 : b ? s2 : c ? s3 : s4;$$


Exercise 14:

```
assign y = a + 1 ;
```

Some software warns about truncation. How could you re-write the **assign** statement to avoid such a warning?

Exercise 15: Write an `always_ff` statement that toggles (inverts) its output on each rising edge of the clock.


Exercise 16:



Identify the following in the diagram above: component names, component "instance names," component port names, module port names. Label the signal `t` in the schematic.

Exercise 17: Rewrite the `ex60` module using operators. Which version – “structural” or “behavioural” – is easier to understand?

Exercise 18:



How would you specify the bit marked A in the diagram above?

The bits marked B?

The least-significant byte?

Exercise 19:

```
// concatenation:
logic [3:0] x = { 2'b00, 2'b11 } ;

// replication (z=8'b1010_1010):
logic [7:0] y = { 4{2'b10} } ;

// array literal
logic [0:1] [3:0] z = '{ 4'b0011, 4'b1010 } ;
```

What are the dimensions and initial values of x, y, and z in the examples above?