


# Timing Analysis

## Exercise 1:



The diagram above shows an oscilloscope screen capture that includes one period of an active-low digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?

$$\text{rise time} = 1 \text{ div.} = 20 \text{ ns.}$$


$$\text{period} = 6.5 \text{ div} = 6.5 \times 20 = 130 \text{ ns.}$$

$$\text{+ve pulse width} = 4 \text{ div} = 4 \cdot 20 = 80 \text{ ns.}$$

$$\text{-ve pulse width} = 2.5 \text{ div.} = 2.5 \times 20 = 50 \text{ ns.}$$


$$\text{duty cycle} = \frac{50}{130} \approx 38\%$$

## Exercise 2:




Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?

**Exercise 3:** Is  $t_{PD}$  a requirement or a guaranteed response? ← because it's measured to an output



**Exercise 4:** Is  $t_{SU}$  a requirement or a guaranteed response? How about  $t_H$ ?



$t_{SU}$  is a requirement  
 $t_H$  is a requirement

} both measurements end on inputs (clock & D respectively)

**Exercise 5:**

$$t_{SU}(\text{avail}) = T_{\text{clock}} - t_{CO}(\text{max}) - t_{PD}(\text{max})$$

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

$t_{CO}$  &  $t_{PD}$  decrease  $t_{SU}(\text{avail})$   
 $T_{\text{clock}}$  increases  $t_{SU}(\text{avail})$

**Exercise 6:** For a particular circuit  $f_{\text{clock}}$  is 50 MHz,  $t_{\text{CO}}$  is 2 ns (maximum), the worst-case (maximum)  $t_{\text{PD}}$  in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$t_{\text{su}}(\text{avail}) = T_{\text{clock}} - t_{\text{CO}}(\text{max}) - t_{\text{PD}}(\text{max})$$

$$T_{\text{clock}} = \frac{1}{f_{\text{clock}}} = \frac{1}{50 \times 10^6} = 20 \text{ ns.}$$

$$t_{\text{CO}} = 2 \text{ ns} \quad t_{\text{PD}} = 15 \text{ ns}$$

$$t_{\text{su}} = 20 - 2 - 15 = 3 \text{ ns.}$$

$$\text{slack} = 3 - 5 = -2$$

$$t_{\text{su}}(\text{avail}) - t_{\text{su}}(\text{reqd}) =$$

need to add 2 ns to  $T_{\text{clock}}$

$$\text{new } T_{\text{clock}} = 20 + 2 = 22 \text{ ns.}$$

$$\text{new } f_{\text{clock}} = \frac{1}{22 \times 10^{-9}} = 45.5 \text{ MHz}$$

**Exercise 7:** What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps hold times and adder logic that has a 250 ps propagation delay?  $t_{co}$

$$t_{su} = 200 \text{ ps (req'd)}$$

$$t_h = 50 \text{ ps (max)}$$

$$t_{PD} = 250 \text{ ps (max)}$$

$$t_{su(\text{avail})} = T_{\text{clock}} - t_{co(\text{max})} - t_{PD(\text{max})}$$

maximum clock frequency is for slack = 0,  
i.e.  $t_{su(\text{avail})} = t_{su(\text{req'd})}$

$$T_{\text{clock}(\text{min})} = t_{su(\text{req'd})} + t_{co(\text{max})} + t_{PD(\text{max})}$$

$$= 200 + 50 + 250$$

$$= 500 \text{ ps}$$

$$f_{\text{clock}(\text{max})} = \frac{1}{0.5 \times 10^{-9}} = \underline{2 \text{ GHz}}$$