


# Introduction to Digital Design with Verilog HDL

**Exercise 1:** What changes would result in a 3-input OR gate?

```
// AND gate in Verilog  
  
module ex1 ( input logic a, b, c,  
              output logic y ) ;  
    assign y = a & b ;      y = a | b | c ;  
endmodule
```

**Exercise 2:** What schematic would you expect if the statement was  
`assign y = ( a ^ b ) | c ;?`



**Exercise 3:** What are the lengths and values, in decimal, of the following:

4'b1001?

4

9

5'd3?

5

3

6'h0\_a?

6


10

3? = 32<sup>1</sup>d3

3 2 3

**Exercise 4:** If the signal **i** is declared as **logic [2:0] i;**, what is the 'width' of **i**?

3




If **i** has the value 6 (decimal), what is the value of **i[2]**?

1

Of **i[0]**?


0

**Exercise 5:** Use slicing and concatenation to compute the byte-swapped value of an array **n** declared as **logic [15:0] n.**



$$n = \{ n[7:0], n[15:8] \}$$

**Exercise 6:** If **n** has the value **16'h1234**, what is the value and length of:



$$= 20'h3412f$$


**Exercise 7:** Use concatenation to shift **n** left by two bits.

$$\{ n[3:0], 2'b00 \}$$

$z'bo$   
 $z'h0$   
 $z'd0000$   
all equivalent


alternative to:

$$n \ll 2$$



**Exercise 8:** Use concatenation to assign the high-order byte of n to a and the low-order byte to b.

$$\{ a, b \} = n[15:0];$$




$$\text{logic}[7:0] a;$$

$$\text{logic}[7:0] b;$$

**Exercise 9:** An array declared as `logic [15:0] n;` and has the value `16'h1234`. What are the values and lengths of the following expressions?

$$n[15:13]$$

$$3 \quad \begin{array}{c} 0 \\ 3'b000 \\ 3'h0 \end{array}$$



$$!n \quad | \quad 1'b0$$

$$\nearrow \{ n[3:0] \} \quad \begin{array}{l} 4 \quad 4'b0100 \\ 4 \quad 4'b1011 \end{array}$$

$$\begin{array}{l} n>>4 \\ 16 \end{array} \quad \begin{array}{ccccccccc} \overbrace{0001} & \overbrace{0010} & \overbrace{0011} & \overbrace{0100} \\ \searrow & \searrow & & \searrow \\ 16'b0000 & 0001 & 0010 & 0011 \end{array} \rightarrow$$

$$n + 1'b1$$

$$16 \quad 16'h1235$$

$$n[7:0] - n[3:0]$$

$$8'h34 - 4'h4$$


$$8'h30$$

$$16'h\underline{1234}$$

$$\begin{aligned} 8'h3 \\ = 8'h03 \end{aligned}$$

$n \geq 16'h1234$

$1 \quad 1'b1$



$n \& \neg n \rightarrow 1'b0$

$n \& \neg 1'b0 \quad 1'b0$

$n * (\neg n + 1'b1)$

$n * (1'b0 + 1'b1)$

$n * 1'b1$

$16'h1234 * 1'b1$

$16'h1234$

**Exercise 10:** What are the length and value of the expression: 3 ?

$16'd10 : 8'h20?$

length = 16       $16'd10$   
value = 10

If  $x$  has the value 0, what is the value of the expression: x ?

$1'b1 : 1'b0?$

②    ③     $1'b0$

T    F



$\sim 1? 1'b1 : 1'b0$

If  $x$  has the value -1?


$1'b1$     ( $\text{is } T$ )  $\nearrow$

**Exercise 11:** Draw the schematics corresponding to:

$$y = a ? ( b ? s1 : s2 ) : ( c ? s3 : s4 );$$



$$y = a ? s1 : \boxed{b ? s2 : \boxed{c ? s3 : s4;}}$$




**Exercise 12:**

$$\text{assign } y = a + 1 ; \rightarrow |'b|$$


Some software warns about truncation. How could you re-write the **assign** statement to avoid such a warning?

**Exercise 13:** Write an `always_ff` statement that toggles (inverts) its output on each rising edge of the clock.



```
always_ff @ (posedge clk)
    q <= !q;
```

**Exercise 14:**




Identify the following in the diagram above: component names, component "instance names," component port names, module port names. Label the signal **t** in the schematic.

**Exercise 15:** Rewrite the `ex60` module using operators. Which version – "structural" or "behavioural" – is easier to understand?

behavioural: `assign c = x & y & z;` (easier to understand)

**Exercise 16:**



$[::]$  slice

$[ \uparrow ]$  index

How would you specify the bit marked A in the diagram above?

$w[1][6]$

The bits marked B?  $w[2][3:0]$

The least-significant byte?

$w[0][7:0]$

lookup table is  
like a function:

$$y = f(x)$$

$\uparrow$        $\uparrow$

**Exercise 17:** Define a Verilog lookup table named **isprime** that can be used to determine if a value between 0 and 7 is a prime number or not. The result should be 1 if the value is a prime or else 2. Hint: The primes are 2, 3, 5 and 7.

index	value
0	2
1	2
2	1
3	1
4	2
5	1
6	2
7	1

$$\text{isprime}(x) \rightarrow \begin{cases} 1 & \text{if } x \text{ prime} \\ 2 & \text{otherwise} \end{cases}$$


$\text{logic}[0:7][1:0] \text{ isprime} = \{2'b10, 2'b10, 2'b01, 2'b01, 2, 1, 2, 1\};$



**Exercise 18:** Write an expression giving the same result. Draw the corresponding block diagram.

$$a == 0 \parallel a == 1 \parallel a == 4 \parallel a == 6 \stackrel{?}{=} 2 : 1$$

Same as:  $\text{isprime}[a]$



$$a == 0 \parallel a == 1 \parallel a == 4 \parallel a == 6$$