

Figure 1: SPI Interface Signals (16 bits).






Figure 2: Simulation Results.

CPLD I/O

The following photos shows the connections between the CPLD board and prototyping board.



The `row`, `col` and `clk50` pin connections are the same as in previous labs. The following additional pin assignments are suggested:

CPLD Pin	MPC4901 Pin	Signal Name
1	2	<code>ss_n</code>
3	3	<code>sclk</code>
5	4	<code>mosi</code>

A `lab7.qsf` file is available on the course web site with these pin assignments.

The ground and 3.3 V connections can be made to the pins at the top right of the CPLD board. The 100 nF bypass capacitor will reduce noise on V_{dd} and V_{ref} . Do *not* use external power supplies.

Procedure

Create a Quartus project named `lab7` and add the file `lab7.sv`.

Add code to the Verilog module named `spi` to implement the block diagram shown above. Edit the line `txdata <= 16'b...` and insert the value corresponding to your BCIT ID.

Wire up the MCP4901 DAC from your ELEX 2117 parts kit as shown above and connect power, ground, and the `sclk`, `mosi` and `ss` signals to the appropriate CPLD board pins.

Connect a DMM to V_{out} to measure the output voltage. Pressing the `1` key should result in the DMM displaying the appropriate voltage for your stu-

