

ELEX 2117 : Digital Techniques 2
2022 Winter Term

Quiz 3
13:30 – 14:00
Friday, April 1, 2022
SW03-1710

This exam paper is for:

Paper, Test 1 A00123456

Each exam is equally difficult.

Answer your own exam.

Do not start until you are told to do so.

Name: _____

BCIT ID: _____

Signature: _____

Question 1


4 marks

Write the letter from the following list: (A) byte-erasable, (B) fast, (C) non-volatile, (D) volatile, that best matches each of the following memory technologies. Use each letter once.

flash memory: EEPROM: cache: SRAM:

Question 2

4 marks



Write the appropriate letter from the timing diagram on the left for each of the following RAM timing specifications:

access time: setup time:
hold time: pulse width:

Question 3

4 marks

A circuit uses flip-flops with a required minimum setup time of 3 ns. The combinational logic in the circuit has paths with delays between 10 ns and 20 ns. The clock-to-output delay is 2 ns. At what maximum clock frequency will this circuit operate reliably? Show your work and include units.

$$T_{su}(\text{avail}) = T_{\text{clock}} - T_{co} - T_{PD} = T_{su}(\text{min}) \text{ at max. } f_{\text{clock}}$$

$$T_{\text{clock}} = T_{su}(\text{min}) + T_{co} + T_{PD} = 3 + 2 + 20 = 25 \text{ ns}$$

$$f_{\text{clock}} = \frac{1}{T_{\text{clock}}} = \frac{1}{25 \times 10^{-9}} = 40 \text{ MHz}$$

Question 4

3 marks

You need to design a 32 kByte memory with a word size of 16 bits using 8kx4 ICs. (a) How many IC's will be needed in each memory bank? (b) How many memory banks will be needed? (c) How many address bus bits will connect directly to each IC?

$$(a) \quad 16 \text{ bits/word} \div 4 \text{ bits/IC} = 4 \text{ ICs/word}$$

$$(b) \quad 32 \text{ kB} / 2 \text{ B/word} \div 8 \text{ k words/bank} = 2 \text{ banks}$$

CORRECTED
APR. 13

$$(c) \quad \log_2(8 \text{ k}) = \log_2(2^3 \cdot 2^{10}) = 13 \text{ bits}$$

Question 1


4 marks

Write the letter from the following list: (A) byte-erasable, (B) fast, (C) non-volatile, (D) volatile, that best matches each of the following memory technologies. Use each letter once.

EEPROM: cache: SRAM: flash memory:

Question 2

4 marks



Write the appropriate letter from the timing diagram on the left for each of the following RAM timing specifications:

access time: setup time:
hold time: pulse width:

Question 3

4 marks

A circuit uses flip-flops with a required minimum setup time of 5 ns. The combinational logic in the circuit has paths with delays between 10 ns and 30 ns. The clock-to-output delay is 5 ns. At what maximum clock frequency will this circuit operate reliably? Show your work and include units.

$$T_{su}(\text{avail}) = T_{\text{clock}} - T_{co} - T_{PD} = T_{su}(\text{min}) \text{ at max. } f_{\text{clock}}$$

$$T_{\text{clock}} = T_{su}(\text{min}) + T_{co} + T_{PD} = 5 + 5 + 30 = 40 \text{ ns}$$

$$f_{\text{clock}} = \frac{1}{T_{\text{clock}}} = \frac{1}{40 \times 10^{-9}} = \boxed{25 \text{ MHz}}$$

Question 4

3 marks

You need to design a 64 kByte memory with a word size of 32 bits using 8kx4 ICs. (a) How many IC's will be needed in each memory bank? (b) How many memory banks will be needed? (c) How many address bus bits will connect directly to each IC?

$$(a) \quad 32 \text{ bits/word} \div 4 \text{ bits/IC} = \boxed{8 \text{ ICs/word}}$$

$$(b) \quad 64 \text{ kB} / 4 \text{ B/word} \div 8 \text{ k words/bank} = \boxed{2 \text{ banks}}$$

$$(c) \quad \log_2(8 \text{ k}) = \log_2(2^3 \cdot 2^{10}) = \boxed{13 \text{ bits}}$$

CORRECTED
APR. 13